Electronic Components Datasheet Search
Selected language     English  ā–¼


CS61880-IQ Datasheet(PDF) 9 Page - Cirrus Logic

Part No. CS61880-IQ
Description  Octal E1 Line Interface Evaluation Board
Download  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

 9 page
background image
CDB61880
DS450DB1
9
2.13 Digital Signal Connections
There are eight fourteen pin bed stake headers (la-
beled J4 through J11) that provide access to the
digital signals used to interface with back-end de-
vices (framers, mappers, ASIC, etc.) and all eight
LOS signals, in both Hardware And Host mode.
Figure 10 shows the layout for one of the eight 14-
pin bed stake headers used to access the back-end
digital signals, LOS signals and the different set-
tings for the TCLK/TNEG pins.
2.14 LOS Indicators
The two 4-LED packs D1 and D2 (labeled ALOS
0-7) represent the LOS signal status for LOS 0-7
pins. The ALOS 0-7 LEDs will illuminate when the
corresponding receiver has detected a loss of signal
condition. Refer to the CS61880 Data Sheet for
LOS conditions.
2.15 JTAG Connection
A 5-pin bed stake header (J60) is provided to allow
easy access to the IEEE 1149.1 JTAG Boundary
Scan signals from the device.
2.16 Host Interface Connection
Connector J12 is used to connect the CS61880
evaluation board to the host computer, through a
standard 25 pin male to female parallel port cable.
No external
ĀµController board is required for host
interface connection. This connector is used for
both serial and parallel interface.
3. HOST SETUP DESCRIPTION
Place the switches shown in Table 3 to the stated
configuration before setting the Mode switch (S15)
to Serial or Parallel Host mode. Refer to Figure 4
on page 6 for switch S15 settings.
- Switches #1 and #2 inside of switch block S9
are used in Parallel Host mode to select
Motorola, Intel, multiplex or Non-multiplex
modes. Switch S9 #1 and #2 are not used in
Serial Host mode.
Bi-polar Mode
TAOS active when
MCLK present
RZ mode active when
MCLK absent
Transmitters High-Z
Uni-Polar Mode Active
Figure 10. Digital Signal Control/Access
Table 3. Switch Settings for Host Mode
Switch
Position
S1 through S8
NONE (middle)
S9 # 3 through # 7
OPEN (low)
S10
OPEN (middle)
S11
NC (middle)
S12 through S14
OPEN (middle)




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
CDB61884Octal T1/E1/J1 Line Interface Evaluation Board 1 2 3 4 5 MoreCirrus Logic
CDB3318Evaluation Board for CS3318 1 2 3 4 5 MoreCirrus Logic
CDB8420Evaluation Board 1 2 3 4 5 MoreCirrus Logic
CDB4265Evaluation Board for CS4265 1 2 3 4 5 MoreCirrus Logic
CDB4923Evaluation Board 1 2 3 4 5 MoreCirrus Logic
MC33290ISO K Line Serial Link Interface 1 2 3 4 5 MoreFreescale Semiconductor, Inc
CDB4334Evaluation Board for CS4334/8/9 Family of Products 1 2 3 4 5 MoreCirrus Logic
CDB4954AEvaluation Board 1 2 3 4 5 MoreCirrus Logic
EPB5038GDiscrete Line Interface Transformer 1 PCA ELECTRONICS INC.

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights ReservedĀ© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl