1

PS8608A

10/04/04

GND

EN

EN

1

2

3

4

5

16

6

15

7

14

8

13

12

11

10

9

Block Diagram

Features

• 500 Mbps (250 MHz) switching rates

• Flow-through pinout simplifies PCB layout

• 150ps channel-to-channel skew (typical)

• 100ps differential skew (typical)

• 2.7ns maximum propagation delay

• 3.3V power supply design

• High impedance LVDS inputs on power down

• Low Power design (40mW, 3.3V static)

• Wide common-mode input voltage range: 0.2V to 2.7V

• Accepts small swing (350mV typical) differential signal levels

• Supports open, short and terminated input fail-safe

• Low-power state when in fail-safe

• Conforms to ANSI/TIA/EIA-644 Standard

• Industrial temperature operating range (–40°C to +85°C)

• Packaging (Pb-free & Green available):

- 16-pin SOIC (W)

-16-pinTSSOP(L)

Description

ThePI90LV048A/PI90LVT048Aquad flow-throughdifferentialline

receivers are designed for applications requiring ultra low-power

dissipation and high data rates. The device is designed to support

data rates in excess of 500 Mbps (250 MHz) using Low Voltage

Differential Signaling (LVDS) technology.

The devices accept low-voltage (350 mV typical) differential input

signals and translates them to 3V CMOS output levels. The receiver

supports a 3-state function, which may be used to multiplex outputs,

and also supports open, shorted and terminated (100-ohms) input fail-

safe. The receiver output will be HIGH for all fail-safe conditions.

PI90LVT048A features integrated parallel termination resistors

(nominally 110-ohms) that eliminate the requirement for four dis-

crete termination resistors and reduce stud length. PI90LV048A

inputs are high impedance and require an external termination

resistor when used in a point-to-point connection. The devices

have a flow-through pinout for easy PCB layout.

The EN and EN inputs are ANDed together and control the 3-state

outputs. The enables are common to all four receivers. The

PI90LV048A and companion LVDS line driver (eg. PI90LV047A)

provide a new alternative to high-power PECL/ECL devices for

high-speed point-to-point interface applications.

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI90LV048A/PI90LVT048A

3V LVDS Quad Flow-Through

Differential Line Receivers

s

e

l

b

a

n

Es

t

u

p

n

Is

t

u

p

t

u

O

N

EN

N

I

R

–

–

N

I

U

O

Hn

e

p

O

r

o

L

V

1

.

0H

V

1

.

0

–L

d

e

t

a

n

i

m

r

e

t

r

o

T

R

O

H

S

/

N

E

P

O

e

f

a

s

-l

i

a

f

ll

u

FH

s

t

u

p

n

i

E

L

B

A

N

E

f

o

s

n

o

it

a

n

i

b

m

o

c

r

e

h

t

o

ll

AX

Z

TruthTable

PinConfiguration

EN

EN

R1

R2

R3

R4

100

Ω

4 Places

PI90LVT048A

Only