Electronic Components Datasheet Search |
|
IDT72V3672L10PQF Datasheet(PDF) 1 Page - Integrated Device Technology |
|
IDT72V3672L10PQF Datasheet(HTML) 1 Page - Integrated Device Technology |
1 / 29 page NOVEMBER 2003 3.3 VOLT CMOS SyncBiFIFOTM 2,048 x 36 x 2 4,096 x 36 x 2 8,192 x 36 x 2 IDT72V3652 IDT72V3662 IDT72V3672 1 2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. DSC-4660/3 IDT and the IDT logo are registered trademark of Integrated Device Technology, Inc. SyncBiFIFO is a trademark of Integrated Device Technology, Inc. COMMERCIAL TEMPERATURE RANGE 1 FEATURES ••••• Memory storage capacity: IDT72V3652 – 2,048 x 36 x 2 IDT72V3662 – 4,096 x 36 x 2 IDT72V3672 – 8,192 x 36 x 2 ••••• Supports clock frequencies up to 100MHz ••••• Fast access times of 6.5ns ••••• Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) ••••• Two independent clocked FIFOs buffering data in opposite direc- tions ••••• Mailbox bypass register for each FIFO ••••• Programmable Almost-Full and Almost-Empty flags ••••• Microprocessor Interface Control Logic ••••• FFA/IRA, EFA/ORA, AEA, and AFA flags synchronized by CLKA ••••• FFB/IRB, EFB/ORB, AEB, and AFB flags synchronized by CLKB ••••• Select IDT Standard timing (using EFA, EFB, FFA and FFB flags functions) or First Word Fall Through timing (using ORA, ORB, IRA and IRB flag functions) ••••• Available in 132-pin Plastic Quad Flatpack (PQFP) or space-saving 120-pin Thin Quad Flatpack (TQFP) ••••• Pin and functionally compatible versions of the 5V operating IDT723652/723662/723672 ••••• Pin compatible to the lower density parts, IDT72V3622/72V3632/ 72V3642 ••••• Industrial temperature range (–40 °°°°°C to +85°°°°°C) is available DESCRIPTION The IDT72V3652/72V3662/72V3672 are pin and functionally compatible versions of the IDT723652/723662/723672, designed to run off a 3.3V supply forexceptionallylow-powerconsumption. Thesedevicesaremonolithic,high- speed, low-power, CMOS Bidirectional SyncFIFO (clocked) memories which support clock frequencies up to 100MHz and have read access times as fast FUNCTIONAL BLOCK DIAGRAM Mail 1 Register Programmable Flag Offset Registers RAM ARRAY 2,048 x 36 4,096 x 36 8,192 x 36 Write Pointer Read Pointer Status Flag Logic Write Pointer Read Pointer Status Flag Logic CLKA CSA W/ RA ENA MBA Port-A Control Logic FIFO1, Mail1 Reset Logic RST1 Mail 2 Register MBF2 CLKB CSB W/RB ENB MBB Port-B Control Logic FIFO2, Mail2 Reset Logic RST2 MBF1 FIFO 1 FIFO 2 13 EFB/ORB AEB 36 36 FFB/IRB AFB B0 - B35 FFA/IRA AFA FS0 FS1 A0 - A35 EFA/ORA AEA 4660 drw01 36 36 Timing Mode FWFT RAM ARRAY 2,048 x 36 4,096 x 36 8,192 x 36 |
Similar Part No. - IDT72V3672L10PQF |
|
Similar Description - IDT72V3672L10PQF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |