Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PI7C8150ANDE Datasheet(PDF) 8 Page - Pericom Semiconductor Corporation

Part # PI7C8150ANDE
Description  2-PORT PCI-to-PCI BRIDGE
Download  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PERICOM [Pericom Semiconductor Corporation]
Direct Link  http://www.pericom.com
Logo PERICOM - Pericom Semiconductor Corporation

PI7C8150ANDE Datasheet(HTML) 8 Page - Pericom Semiconductor Corporation

Back Button PI7C8150ANDE Datasheet HTML 4Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 5Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 6Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 7Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 8Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 9Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 10Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 11Page - Pericom Semiconductor Corporation PI7C8150ANDE Datasheet HTML 12Page - Pericom Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 111 page
background image
PI7C8150A
2-PORT PCI-TO-PCI BRIDGE
Page 8 of 111
APRIL 2006 – Revision 1.1
14.1.33
SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER – OFFSET
4Ch
.......................................................................................................................................... 89
14.1.34
UPSTREAM (S TO P) MEMORY BASE REGISTER – OFFSET 50h ........................ 89
14.1.35
UPSTREAM (S TO P) MEMORY LIMIT REGISTER – OFFSET 50h....................... 90
14.1.36
UPSTREAM (S TO P) MEMORY BASE UPPER 32-BITS REGISTER – OFFSET 54h
.......................................................................................................................................... 90
14.1.37
UPSTREAM (S TO P) MEMORY LIMIT UPPER 32-BITS REGISTER – OFFSET
58h
.......................................................................................................................................... 90
14.1.38
P_SERR_L EVENT DISABLE REGISTER – OFFSET 64h........................................ 90
14.1.39
GPIO DATA AND CONTROL REGISTER – OFFSET 64h ........................................ 91
14.1.40
SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h ................................. 92
14.1.41
P_SERR_L STATUS REGISTER – OFFSET 68h ........................................................ 92
14.1.42
PORT OPTION REGISTER – OFFSET 74h ................................................................ 93
14.1.43
RETRY COUNTER REGISTER – OFFSET 78h .......................................................... 95
14.1.44
PRIMARY MASTER TIMEOUT COUNTER – OFFSET 80h ..................................... 95
14.1.45
SECONDARY MASTER TIMEOUT COUNTER – OFFSET 80h ............................... 95
14.1.46
CAPABILITY ID REGISTER – OFFSET B0h ............................................................. 95
14.1.47
NEXT POINTER REGISTER – OFFSET B0h ............................................................. 95
14.1.48
SLOT NUMBER REGISTER – OFFSET B0h .............................................................. 96
14.1.49
CHASSIS NUMBER REGISTER – OFFSET B0h ....................................................... 96
14.1.50
CAPABILITY ID REGISTER – OFFSET DCh............................................................. 96
14.1.51
NEXT ITEM POINTER REGISTER – OFFSET DCh ................................................. 96
14.1.52
POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET DCh ................. 96
14.1.53
POWER MANAGEMENT DATA REGISTER – OFFSET E0h................................... 97
14.1.54
CAPABILITY ID REGISTER – OFFSET E4h ............................................................. 97
14.1.55
NEXT POINTER REGISTER – OFFSET E4h ............................................................. 97
15
BRIDGE BEHAVIOR .......................................................................................... 97
15.1
BRIDGE ACTIONS FOR VARIOUS CYCLE TYPES........................................................... 98
15.2
ABNORMAL TERMINATION (INITIATED BY BRIDGE MASTER) ................................ 98
15.2.1
MASTER ABORT................................................................................................................ 98
15.2.2
PARITY AND ERROR REPORTING ................................................................................ 98
15.2.3
REPORTING PARITY ERRORS ....................................................................................... 99
15.2.4
SECONDARY IDSEL MAPPING ...................................................................................... 99
16
IEEE 1149.1 COMPATIBLE JTAG CONTROLLER ..................................... 99
16.1
BOUNDARY SCAN ARCHITECTURE................................................................................. 99
16.1.1
TAP PINS .......................................................................................................................... 100
16.1.2
INSTRUCTION REGISTER ............................................................................................ 100
16.2
BOUNDARY SCAN INSTRUCTION SET .......................................................................... 101
16.3
TAP TEST DATA REGISTERS............................................................................................ 102
16.4
BYPASS REGISTER ............................................................................................................. 102
16.5
BOUNDARY-SCAN REGISTER.......................................................................................... 102
16.6
TAP CONTROLLER .............................................................................................................102
17
ELECTRICAL AND TIMING SPECIFICATIONS....................................... 106
17.1
MAXIMUM RATINGS ......................................................................................................... 106
17.2
DC SPECIFICATIONS ..........................................................................................................106
17.3
AC SPECIFICATIONS .............................................................................................................. 107
17.4
66MHZ TIMING.................................................................................................................... 108
17.5
33MHZ TIMING.................................................................................................................... 108
17.6
POWER CONSUMPTION .................................................................................................... 108
06-0057


Similar Part No. - PI7C8150ANDE

ManufacturerPart #DatasheetDescription
logo
Pericom Semiconductor C...
PI7C8150B PERICOM-PI7C8150B Datasheet
1Mb / 108P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMA PERICOM-PI7C8150BMA Datasheet
1Mb / 108P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMA PERICOM-PI7C8150BMA Datasheet
1Mb / 107P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMA-33 PERICOM-PI7C8150BMA-33 Datasheet
1Mb / 108P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMA-33 PERICOM-PI7C8150BMA-33 Datasheet
1Mb / 107P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
More results

Similar Description - PI7C8150ANDE

ManufacturerPart #DatasheetDescription
logo
Pericom Semiconductor C...
PERICOMPI7C8150 PERICOM-PERICOMPI7C8150 Datasheet
904Kb / 106P
   2-Port PCI-to-PCI Bridge
PI7C8152A PERICOM-PI7C8152A_07 Datasheet
660Kb / 90P
   2-Port PCI-to-PCI Bridge
PI7C8140AMAE PERICOM-PI7C8140AMAE Datasheet
1Mb / 82P
   2-Port PCI-to-PCI Bridge
PI7C8154A PERICOM-PI7C8154A Datasheet
818Kb / 114P
   2-Port PCI-to-PCI Bridge
PI7C8154BNAE PERICOM-PI7C8154BNAE Datasheet
1Mb / 111P
   Asynchronous 2-Port PCI-to-PCI Bridge
PI7C8150B PERICOM-PI7C8150B Datasheet
1Mb / 108P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8148B PERICOM-PI7C8148B_06 Datasheet
1Mb / 94P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150B PERICOM-PI7C8150B_15 Datasheet
1Mb / 107P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8140A PERICOM-PI7C8140A Datasheet
117Kb / 3P
   2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON
PI7C21P100B PERICOM-PI7C21P100B Datasheet
1Mb / 79P
   2-PORT PCI-X TO PCI-X BRIDGE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com