Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HYB18T512800AF-3.7 Datasheet(PDF) 11 Page - Infineon Technologies AG

Part # HYB18T512800AF-3.7
Description  512-Mbit DDR2 SDRAM
Download  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

HYB18T512800AF-3.7 Datasheet(HTML) 11 Page - Infineon Technologies AG

Back Button HYB18T512800AF-3.7 Datasheet HTML 7Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 8Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 9Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 10Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 11Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 12Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 13Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 14Page - Infineon Technologies AG HYB18T512800AF-3.7 Datasheet HTML 15Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 117 page
background image
Data Sheet
11
Rev. 1.3, 2005-01
09112003-SDM9-IQ3P
512-Mbit DDR2 SDRAM
DDR2 SDRAM
HYB18T512400AF
HYB18T512800AF
HYB18T512160AF
1
Overview
This chapter gives an overview of the 512-Mbit DDR2 SDRAM product family and describes its main
characteristics.
1.1
Features
The 512-Mbit DDR2 SDRAM offers the following key features:
1.8 V
± 0.1 V Power Supply
1.8 V
± 0.1 V (SSTL_18) compatible I/O
DRAM organisations with 4, 8 and 16 data
in/outputs
Double Data Rate architecture: two data transfers
per clock cycle, four internal banks for concurrent
operation
•CAS Latency: (2), 3, 4 and 5
Burst Length: 4 and 8
Differential clock inputs (CK and CK)
Bi-directional, differential data strobes (DQS and
DQS) are transmitted / received with data. Edge
aligned with read data and center-aligned with write
data.
DLL aligns DQ and DQS transitions with clock
•DQS can be disabled for single-ended data strobe
operation
Commands entered on each positive clock edge,
data and data mask are referenced to both edges of
DQS
Data masks (DM) for write data
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver impedance adjustment (OCD) and
On-Die-Termination (ODT) for better signal quality.
Auto-Precharge operation for read and write bursts
Auto-Refresh, Self-Refresh and power saving
Power-Down modes
Average Refresh Period 7.8
µs
Full and reduced Strength Data-Output Drivers
1K page size for
×4 & ×8, 2K page size for ×16
Packages:
P-TFBGA-60 for
×4 & ×8 components
P-TFBGA-84 for
×16 components
RoHS Compliant Products1)
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and
electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the
Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium,
polybrominated biphenyls and polybrominated biphenyl ethers.
Table 1
High Performance DDR667
Product Type Speed Code
–3
–3S
Unit
Speed Grade
DDR2–667C 4–4–4
DDR2–667D 5–5–5
max. Clock Frequency
@CL5
f
CK5
333
333
MHz
@CL4
f
CK4
333
266
MHz
@CL3
f
CK3
200
200
MHz
min. RAS-CAS-Delay
t
RCD
12
15
ns
min. Row Precharge Time
t
RP
12
15
ns
min. Row Active Time
t
RAS
45
45
ns
min. Row Cycle Time
t
RC
57
60
ns


Similar Part No. - HYB18T512800AF-3.7

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYB18T512800AF-3.7 QIMONDA-HYB18T512800AF-3.7 Datasheet
2Mb / 58P
   512-Mbit Double-Data-Rate-Two SDRAM
More results

Similar Description - HYB18T512800AF-3.7

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYB18T512161B2F QIMONDA-HYB18T512161B2F Datasheet
1Mb / 37P
   512-Mbit x16 DDR2 SDRAM
HYB18T512161BF QIMONDA-HYB18T512161BF Datasheet
2Mb / 41P
   512-Mbit x16 DDR2 SDRAM
HYB18T256161BF QIMONDA-HYB18T256161BF Datasheet
1Mb / 40P
   256-Mbit x16 DDR2 SDRAM
HYB25DC512800B QIMONDA-HYB25DC512800B Datasheet
1Mb / 35P
   512-Mbit Double-Data-Rate SDRAM
HYI25DC512160CE QIMONDA-HYI25DC512160CE Datasheet
1Mb / 30P
   512-Mbit Double-Data-Rate SDRAM
HYI25D512160C QIMONDA-HYI25D512160C Datasheet
1Mb / 35P
   512-Mbit Double-Data-Rate SDRAM
HYB25D512800BT QIMONDA-HYB25D512800BT Datasheet
2Mb / 38P
   512-Mbit Double-Data-Rate SDRAM
HYB25DC512800C QIMONDA-HYB25DC512800C Datasheet
1Mb / 35P
   512-Mbit Double-Data-Rate SDRAM
HYB18TC256160AF QIMONDA-HYB18TC256160AF Datasheet
2Mb / 54P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
HYB18TC256160AF QIMONDA-HYB18TC256160AF_1 Datasheet
1Mb / 55P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com