Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SST34HF3284-70-4E-LSE Datasheet(PDF) 2 Page - Silicon Storage Technology, Inc

Part # SST34HF3284-70-4E-LSE
Description  32 Mbit Concurrent SuperFlash 4/8 Mbit PSRAM ComboMemory
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SST [Silicon Storage Technology, Inc]
Direct Link  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST34HF3284-70-4E-LSE Datasheet(HTML) 2 Page - Silicon Storage Technology, Inc

  SST34HF3284-70-4E-LSE Datasheet HTML 1Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 2Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 3Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 4Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 5Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 6Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 7Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 8Page - Silicon Storage Technology, Inc SST34HF3284-70-4E-LSE Datasheet HTML 9Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 41 page
background image
2
Data Sheet
32 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory
SST34HF3244 / SST34HF3282 / SST34HF3284
©2006 Silicon Storage Technology, Inc.
S71335-00-000
8/06
completion of Program operation. To protect against inad-
vertent flash write, the SST34HF32xx devices contain on-
chip hardware and software data protection schemes.
The flash and PSRAM operate as two independent mem-
ory banks with respective bank enable signals. The mem-
ory bank selection is done by two bank enable signals. The
PSRAM bank enable signals, BES1# and BES2, select the
PSRAM bank. The flash memory bank enable signal,
BEF#, has to be used with Software Data Protection (SDP)
command sequence when controlling the Erase and Pro-
gram operations in the flash memory bank. The memory
banks are superimposed in the same memory address
space where they share common address lines, data lines,
WE# and OE# which minimize power consumption and
area.
Designed, manufactured, and tested for applications requir-
ing low power and small form factor, the SST34HF32xx are
offered in both commercial and extended temperatures and
a small footprint package to meet board space constraint
requirements. See Figures 2 and 3 for pin assignments.
Device Operation
The SST34HF32xx uses BES1#, BES2 and BEF# to con-
trol operation of either the flash or the PSRAM memory
bank. When BEF# is low, the flash bank is activated for
Read, Program or Erase operation. When BES1# is low,
and BES2 is high the PSRAM is activated for Read and
Write operation. BEF# and BES1# cannot be at low level,
and BES2 cannot be at high level at the same time. If all
bank enable signals are asserted, bus contention will
result and the device may suffer permanent damage.
All address, data, and control lines are shared by flash and
PSRAM memory banks which minimizes power consump-
tion and loading. The device goes into standby when BEF#
and BES1# bank enables are raised to VIHC (Logic High) or
when BEF# is high and BES2 is low.
Concurrent Read/Write Operation
Dual bank architecture of SST34HF32xx devices allows
the Concurrent Read/Write operation whereby the user
can read from one bank while programming or erasing in
the other bank. This operation can be used when the user
needs to read system code in one bank while updating
data in the other bank. See Table 3 for dual-bank memory
organization.
Note: For the purposes of this table, write means to perform
Block-/Sector-Erase or Program operations
as applicable to the appropriate bank.
Flash Read Operation
The Read operation of the SST34HF32xx is controlled by
BEF# and OE#, both have to be low for the system to
obtain data from the outputs. BEF# is used for device
selection. When BEF# is high, the chip is deselected and
only standby power is consumed. OE# is the output control
and is used to gate data from the output pins. The data bus
is in high impedance state when either BEF# or OE# is
high. Refer to Figure 7, the Read cycle timing diagram, for
further details.
CONCURRENT READ/WRITE STATES
Flash
PSRAM
Bank 1
Bank 2
Read
Write
No Operation
Write
Read
No Operation
Write
No Operation
Read
No Operation
Write
Read
Write
No Operation
Write
No Operation
Write
Write


Similar Part No. - SST34HF3284-70-4E-LSE

ManufacturerPart #DatasheetDescription
logo
Silicon Storage Technol...
SST34HF3244C SST-SST34HF3244C Datasheet
778Kb / 40P
   32 Mbit Concurrent SuperFlash 4 Mbit SRAM ComboMemory
SST34HF3244C-70-4E-L1PE SST-SST34HF3244C-70-4E-L1PE Datasheet
778Kb / 40P
   32 Mbit Concurrent SuperFlash 4 Mbit SRAM ComboMemory
SST34HF3244C-70-4E-LSE SST-SST34HF3244C-70-4E-LSE Datasheet
778Kb / 40P
   32 Mbit Concurrent SuperFlash 4 Mbit SRAM ComboMemory
SST34HF324G SST-SST34HF324G Datasheet
496Kb / 30P
   32 Mbit Dual-Bank Flash 4 Mbit SRAM ComboMemory
SST34HF324G-70-4C-L3KE SST-SST34HF324G-70-4C-L3KE Datasheet
496Kb / 30P
   32 Mbit Dual-Bank Flash 4 Mbit SRAM ComboMemory
More results

Similar Description - SST34HF3284-70-4E-LSE

ManufacturerPart #DatasheetDescription
logo
Silicon Storage Technol...
SST34HF32A4 SST-SST34HF32A4 Datasheet
973Kb / 37P
   32 Mbit Concurrent SuperFlash 16 Mbit PSRAM ComboMemory
SST34HF1641J SST-SST34HF1641J Datasheet
966Kb / 37P
   16 Mbit Concurrent SuperFlash 4/8 Mbit PSRAM ComboMemory
SST34HF3244C SST-SST34HF3244C Datasheet
778Kb / 40P
   32 Mbit Concurrent SuperFlash 4 Mbit SRAM ComboMemory
SST34HF1681 SST-SST34HF1681 Datasheet
472Kb / 30P
   16 Mbit Concurrent SuperFlash 8 Mbit SRAM ComboMemory
SST34HF1642D SST-SST34HF1642D Datasheet
488Kb / 38P
   16 Mbit Concurrent SuperFlash 2/4/8 Mbit SRAM ComboMemory
SST34HF1621 SST-SST34HF1621 Datasheet
486Kb / 32P
   16 Mbit Concurrent SuperFlash 2 / 4 Mbit SRAM ComboMemory
SST34HF1621C SST-SST34HF1621C Datasheet
648Kb / 38P
   16 Mbit Concurrent SuperFlash 2/4 Mbit SRAM ComboMemory
SST36VF3203 SST-SST36VF3203 Datasheet
431Kb / 34P
   32 Mbit (x8/x16) Concurrent SuperFlash
SST36VF1601 SST-SST36VF1601 Datasheet
404Kb / 26P
   16 Mbit Concurrent SuperFlash
logo
Greenliant systems
GLS36VF1601G GREENLIANT-GLS36VF1601G Datasheet
1Mb / 36P
   16 Mbit (x8/x16) Concurrent SuperFlash
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com