 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M48T86PC1E Datasheet(PDF) 10 Page - STMicroelectronics |
|
||||||||||||||||||||||||||||||
M48T86PC1E Datasheet(HTML) 10 Page - STMicroelectronics |
|
|
10 / 36 page  Operation M48T86 10/36 MOT (mode select). The MOT pin offers the flexibility to choose between two bus types (see Figure 7 on page 12). When connected to VCC, Motorola bus timing is selected. When connected to VSS or left disconnected, Intel bus timing is selected. The pin has an internal pull-down resistance of approximately 20K Ω. DS (data strobe input). The DS pin is also referred to as READ (RD). A falling edge transition on the Data Strobe (DS) input enables the output during a a READ cycle. This is very similar to an Output Enable (G) signal on other memory devices. E (chip enable input). The Chip Enable pin must be asserted low for a bus cycle in the M48T86 to be accessed. Bus cycles which take place without asserting E will latch the addresses present, but no data access will occur. IRQ (interrupt request output). The IRQ pin is an open drain output that can be used as an interrupt input to a processor. The IRQ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. IRQ returns to a high impedance state whenever Register C is read. The RST pin can also be used to clear pending interrupts. The IRQ bus is an open drain output so it requires an external pull-up resistor to VCC. RST (reset input). The M48T86 is reset when the RST input is pulled low. With a valid VCC applied and a low on RST, the following events occur: 1. Periodic Interrupt Enable (PIE) Bit is cleared to a zero (Register B; Bit 6); 2. Alarm Interrupt Enable (AIE) Bit is cleared to a zero (Register B; Bit 5); 3. Update Ended Interrupt Request (UF) Bit is cleared to a zero (Register C; Bit 4); 4. Interrupt Request (IRQF) Bit is cleared to a zero (Register C Bit 7); 5. Periodic Interrupt Flag (PF) Bit is cleared to a zero (Register C; Bit 6); 6. The device is not accessible until RST is returned high; 7. Alarm Interrupt Flag (AF) Bit is cleared to a zero (Register C; Bit 5); 8. The IRQ pin is in the high impedance state 9. Square Wave Output Enable (SQWE) Bit is cleared to zero (Register B; Bit 3); and 10. Update Ended Interrupt Enable (UIE) is cleared to a zero (Register B; Bit 4). RCL (RAM clear). The RCL pin is used to clear all 114 storage bytes, excluding clock and control registers, of the array to FF(hex) value. The array will be cleared when the RCL pin is held low for at least 100ms with the oscillator running. Usage of this pin does not affect battery load. This function is applicable only when VCC is applied. |
Similar Part No. - M48T86PC1E |
|
Similar Description - M48T86PC1E |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
