Electronic Components Datasheet Search |
|
WM8721L Datasheet(PDF) 8 Page - Wolfson Microelectronics plc |
|
WM8721L Datasheet(HTML) 8 Page - Wolfson Microelectronics plc |
8 / 37 page WM8721 / WM8721L Production Data w PD Rev 4.0 November 2004 8 MASTER CLOCK TIMING MCLK t XTIL t XTIH t XTIY Figure 1 System Clock Timing Requirements Test Conditions AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25 oC, Slave Mode fs = 48kHz, MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT System Clock Timing Information MCLK System clock pulse width high tXTIH 18 ns MCLK System clock pulse width low tXTIL 18 ns MCLK System clock cycle time tXTIY 54 ns MCLK Duty cycle 40:60 60:40 DIGITAL AUDIO INTERFACE – MASTER MODE BCLK (Output) DACLRC (Output) DACDAT t DST t DHT t DL Figure 2 Digital Audio Data Timing - Master Mode Test Conditions AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25 oC, Master Mode, fs = 48kHz, XTI/MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Audio Data Input Timing Information DACLRC propagation delay from BCLK falling edge tDL 0 10 ns DACDAT setup time to BCLK rising edge tDST 10 ns DACDAT hold time from BCLK rising edge tDHT 10 ns |
Similar Part No. - WM8721L |
|
Similar Description - WM8721L |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |