Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SP8858 Datasheet(PDF) 8 Page - Zarlink Semiconductor Inc

Part # SP8858
Description  1쨌5GHz Professional Synthesiser
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

SP8858 Datasheet(HTML) 8 Page - Zarlink Semiconductor Inc

Back Button SP8858 Datasheet HTML 4Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 5Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 6Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 7Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 8Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 9Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 10Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 11Page - Zarlink Semiconductor Inc SP8858 Datasheet HTML 12Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 21 page
background image
8
SP8858
controlling the dividers without disrupting the loop (and vice
versa). This facility can be used to reduce synthesiser switching
time by preparing the non-active buffer prior to the instant of
switching and can also be used to modify the open loop gain.
To ensure reliable data is loaded into the dividers the
internal control circuits ensure that the buffer data can only be
updated if the remaining M count is greater than 3. Given this
restriction, the maximum time taken to update the buffer after
the negative going ENABLE transition (or after F1/F2 has
been toggled) is:
[(31M) N1A]/RF input150ns
where update time is in seconds and RF input is in Hz.
The time taken to re-program the shift register (F1or F2)
is determined by the clock rate and the number of bits required
and is equal to:
243tREP1tS1tE (see Fig. 4)
If the reference buffer is selected (C2 = 1, C1 = 1), only the 16
LSBs of the shift register are used. 13 bits provide the data for the
Reference divider. Two bits, PD1 and PD2, control the charge
pump and the divider output buffer as shown in Table 4.
PD2
PD1
Result
0
0
1
1
0
1
0
1
Table 4
FREF and FPD outputs off, charge pump on
FREF and FPD outputs on, charge pump on
FREF and FPD outputs on, charge pump off
FREF and FPD outputs on, charge pump
disabled by lock detect
APPLICATIONS
Introduction
This section provides the basic information required to
implement a complete digital PLL synthesiser based on the
SP8858. A typical circuit is shown in Fig. 12 and is available
on a demonstration PCB, including a serial programmer. The
demonstration board can be used to evaluate the SP8858 and
can be readily adapted by the system/RF designer for a
specific application to aid in rapid prototype development.
Users of the SP8853 should consult Appendix A for details
of the design changes that are required to replace the SP8853
with the SP8858.
PLL Basics
A system level specification for a stable radio signal will
include measures of signal stability such as a single sideband
phase noise specification and a spurious output specification.
The power spectrum of the composite RF output signal is
influenced by a number of factors:
q
Residual phase noise of the dividers
q
Active loop filter residual noise
q
Feedback divider ratio
q
Phase detector gain
q
VCO signal phase noise and gain
q
Reference signal phase noise
q
The closed loop root locations (an under damped loop will
cause a noise peak)
q
Environmental influences such as EMI and power supply
noise
A single-loop synthesiser based around the SP8858 is
suitable for the synthesis of highly stable, low phase noise
signals provided each of the points above are carefully
considered.
The block diagram of a simple PLL is shown in Fig. 7.
The remaining bit of the Reference word is used to select
the prescaler modulus. A ‘1’ in this position selects the 8/9
mode. Note that when the 8/9 mode is selected the A divider
only requires 3 bits; the 4th bit must be set to ‘0’.
To ensure reliable data is loaded into the dividers the
internal control circuits ensure that the buffer data can only be
updated if the remaining R count is greater than 1. Given this
restriction, the maximum time taken to update the buffer after
the negative going ENABLE transition (or after F1/F2 has
been toggled) is:
1/FREF150ns
Only 16 bits are required to program the reference buffer,
therefore reference programming time tREF is:
tREF =163tREP1tS1tE (see fig. 4)
If the Active A mode is programmed (C2=0. C1=1) only the
four A divider bits are updated at the end of the M count. The
M divider data, multiplication factor and phase detector sense
remain unchanged. This can be used to frequency hop to an
adjacent channel with the programming time reduced to:
Programming time (Active A) = 63tREP1tS1tE
The programming details discussed above are summarised
in Fig. 6.
Lock Detect
A simple Exclusive-OR phase detector together with an
integrator and comparator are used to indicate phase lock.
Capacitor CD on pin 28 sets the integrator time constant
and hence the sensitivity of the lock detect function. The
comparator controls a current sink connected to pin 27 which
can be used together with an external LED or resistor to
indicate phase lock.
The lock detect can also be used to disable the charge pump
by programming PD1 and PD2 of the reference word (Table 4).
4N
PHASE
DETECTOR
(mA/RAD) KPD
F(s)
KVCO
s
FREF (Hz)
FO (Hz) fo(s)
LOOP FILTER
(V/mA)
VCO
(RAD/SEC/V)
DIVIDER
fo(s)
fi(s)
=
F(s)3KVCO3KPD
s1F(s)3KVCO3KPD/N
CLOSED LOOP RESPONSE =
OPEN LOOP DC GAIN = KVCO3KPD/N
FPD (Hz)
fi(s)
The basic aim is to phase-lock the VCO signal to a stable
reference signal,
fi(s) and, ideally, set a relatively wide
closed loop bandwidth and a high DC loop gain
(KPD3KVCO/N). This combination will ensure that the free-
running VCO phase noise is attenuated and that both the
long-term and the short-term stability of the output signal is
determined by the properties of the reference signal. A wide
loop bandwidth would also be consistent with the requirement
of many synthesiser specifications to change frequency and
regain phase lock within a specified time limit. In practice, the
following considerations limit the closed loop bandwidth and
the DC gain and, consequently, limit the extent to which the
ideal system is achieved:
Fig. 7


Similar Part No. - SP8858

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
SP8858 MITEL-SP8858 Datasheet
275Kb / 17P
   1쨌5GHz Professional Synthesiser
SP8858IGHCAR MITEL-SP8858IGHCAR Datasheet
275Kb / 17P
   1쨌5GHz Professional Synthesiser
SP8858IGHPAS MITEL-SP8858IGHPAS Datasheet
275Kb / 17P
   1쨌5GHz Professional Synthesiser
SP8858MGHCAR MITEL-SP8858MGHCAR Datasheet
275Kb / 17P
   1쨌5GHz Professional Synthesiser
More results

Similar Description - SP8858

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
SP8858 MITEL-SP8858 Datasheet
275Kb / 17P
   1쨌5GHz Professional Synthesiser
SP8853A MITEL-SP8853A Datasheet
210Kb / 14P
   1쨌3GHz Professional Synthesiser
logo
Zarlink Semiconductor I...
SP8853A ZARLINK-SP8853A Datasheet
287Kb / 14P
   1.3 GHz Professional Synthesiser
logo
List of Unclassifed Man...
SP8855E ETC2-SP8855E Datasheet
1Mb / 14P
   2.8GHz Parallel Load Professional Synthesiser
logo
Zarlink Semiconductor I...
SP8854E ZARLINK-SP8854E Datasheet
585Kb / 14P
   2.7GHz Parallel Load Professional Synthesiser
SP8855D ZARLINK-SP8855D Datasheet
551Kb / 14P
   1.7GHz PARALLEL LOAD PROFESSIONAL SYNTHESISER
SP8852D ZARLINK-SP8852D Datasheet
555Kb / 14P
   1.7GHz PARALLEL LOAD PROFESSIONAL SYNTHESISER
SP8855E ZARLINK-SP8855E Datasheet
453Kb / 14P
   2.8GHz Parallel Load Professional Synthesiser
logo
Mitel Networks Corporat...
SP8854E MITEL-SP8854E Datasheet
176Kb / 13P
   2쨌7GHz Parallel Load Professional Synthesiser
SP8855E MITEL-SP8855E Datasheet
169Kb / 14P
   2.8GHz Parallel Load Professional Synthesiser
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com