Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HSP43168 Datasheet(PDF) 11 Page - Intersil Corporation

Part # HSP43168
Description  Dual FIR Filter
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

HSP43168 Datasheet(HTML) 11 Page - Intersil Corporation

Back Button HSP43168 Datasheet HTML 7Page - Intersil Corporation HSP43168 Datasheet HTML 8Page - Intersil Corporation HSP43168 Datasheet HTML 9Page - Intersil Corporation HSP43168 Datasheet HTML 10Page - Intersil Corporation HSP43168 Datasheet HTML 11Page - Intersil Corporation HSP43168 Datasheet HTML 12Page - Intersil Corporation HSP43168 Datasheet HTML 13Page - Intersil Corporation HSP43168 Datasheet HTML 14Page - Intersil Corporation HSP43168 Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 25 page
background image
11
configuration unique parameters, while Register 001H, bit 4, is
filter configuration unique. Table 7 details the configuration
control register values, the number of filter coefficient banks
required and the MUX1-0 control values for each filter example.
Example 1. Even-Tap Even Symmetric Filter
Example
The HSP43168 may be configured as two independent
8-tap symmetric filters as shown by the Block Diagram in
Figure 5. Each of the FIR cells takes advantage of
symmetric filter coefficients by pre-adding data samples
common to a given coefficient. As a result, each FIR cell
can implement an 8-tap symmetric filter using only four
multipliers. Similarly, when the HSP43168 is configured in
single filter mode a 16-tap symmetric filter is possible by
using the multipliers in both cells.
The operation of the FIR cell is better understood by comparing
the data and coefficient alignment for a given filter output,
Figure 6, with the data flow through the FIR cell, as shown in
Figure 7. The Block Diagrams in Figure 7 are a simplification of
the FIR cell shown in Figure 1. For simplicity, the ALUs and FIR
Cell Accumulators were replaced by adders, and the Pipeline
Delay Registers were omitted. In this example, we will only
show the data flow through one of the two FIR cells.
In Figure 7, the order of the data samples within the filter
cell is shown by the numbers in the forward and backward
shifting decimation paths. The output of the filter cell is
given by the equation at the bottom of each block diagram.
Figure 7A shows the data sample alignment at the pre-
adders for the data/coefficient alignment shown in Figure 6.
The dual filter application is configured by writing 1d0H to
address 000H via the microprocessor interface, CIN0-9, A0-8,
and WR. Since this application does not use decimation, the
4th bit of the Control Register at Address 001H must be set to
disable data reversal (see Table 2). Failure to disable data
reversal will produce erroneous results.
Using this architecture, only the unique coefficients need to
be stored in the Coefficient Bank. For example, the above
filter would be stored in the first coefficient set for FIR A by
writing C0, C1, C2, and C3 to Address 100H, 101H, 102H,
and 103H respectively. To write the same filter to the first
coefficient set for FIR B, the address sequence would
change to 104H, 105H, 106H, and 107H.
To operate the HSP43168 in this mode, TXFR is tied low to
ensure proper data flow; both FWRD and RVRS are tied low
to enable data samples from the forward and reverse data
paths to the ALUs for pre-adding; ACCEN is tied low to
prevent accumulation over multiple CLKs; SHFTEN is tied low
to allow shifting of data through the Decimation Registers;
MUX0-1 is programmed to multiplex the output the of either
FIR A or FIR B; CSEL0-4 is programmable to access the
stored coefficient set, in this example CSEL = 00000.
TABLE 7. CONFIGURATION CONTROL REGISTER VALUES
FILTER TYPE
REG
000
HEX
REG
001
HEX
# OF FILTER
COEFFICIENT
BANKS
MUX
1-0
Even Tap Even
Symmetric
1d0
010
1
10
Odd Tap Even Symmetric
110
010
1
10
Asymmetric
110
010
2
10
Even Tap Decimate by
N+1
1dN
000
N+1
10
Odd Tap Decimate by
N+1
11N
000
N+1
10
Dual: Even and Odd Tap
Decimate by N+1
15N or
19N
000
Bit 4
N+1
10 and
11
HSP43168
INA0-9
INB0-9
OUT9-27
FIR A
FIR B
M
U
X
FIGURE 5. USING HSP43168 AS TWO INDEPENDENT FILTERS
8-TAP EVEN SYMMETRIC
8-TAP EVEN SYMMETRIC
AA
BB
FIGURE 7A. DATA FLOW AS DATA SAMPLE 7 IS CLOCKED
INTO THE FEED FORWARD STAGE
C0
C1
C2
C3
C3
C2
C1
C0
X9
X8
X7
X6
X5
X4
X3
X2
X1
X0
h(n)
x(n)
FIGURE 6. DATA/COEFFICIENT ALIGNMENT FOR 8-TAP
EVEN SYMMETRIC FILTER
8 TAPS
6
5
4
7
C0
C1
C2
C3
0
1
2
3
(X7 + X0)C0 + (X6 + X1)C1 + (X5 + X2)C2 + (X4 + X3)C3
+
+
+
+
+
HSP43168


Similar Part No. - HSP43168

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
HSP43168 INTERSIL-HSP43168 Datasheet
915Kb / 25P
   Dual FIR Filter
logo
Renesas Technology Corp
HSP43168 RENESAS-HSP43168 Datasheet
851Kb / 25P
   Dual FIR Filter
July 27, 2009
logo
Intersil Corporation
HSP43168/883 INTERSIL-HSP43168/883 Datasheet
180Kb / 10P
   Dual FIR Filter
HSP43168883 INTERSIL-HSP43168883 Datasheet
180Kb / 10P
   Dual FIR Filter
HSP43168GM-25/883 INTERSIL-HSP43168GM-25/883 Datasheet
180Kb / 10P
   Dual FIR Filter
More results

Similar Description - HSP43168

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
HSP43168 RENESAS-HSP43168 Datasheet
851Kb / 25P
   Dual FIR Filter
July 27, 2009
logo
Intersil Corporation
HSP43168 INTERSIL-HSP43168 Datasheet
915Kb / 25P
   Dual FIR Filter
HSP43168883 INTERSIL-HSP43168883 Datasheet
180Kb / 10P
   Dual FIR Filter
logo
LOGIC Devices Incorpora...
LF43168 LODEV-LF43168 Datasheet
184Kb / 16P
   Dual 8-Tap FIR Filter
logo
Mitel Networks Corporat...
PDSP16256 MITEL-PDSP16256 Datasheet
423Kb / 28P
   Programmable FIR Filter
logo
Zarlink Semiconductor I...
PDSP16256 ZARLINK-PDSP16256 Datasheet
205Kb / 25P
   Programmable FIR Filter
logo
Mitel Networks Corporat...
PDSP16256 MITEL-PDSP16256_98 Datasheet
268Kb / 24P
   Programmable FIR Filter
logo
Frequency Devices, Inc.
SPPDM-01 FREQUENCYDEVICES-SPPDM-01 Datasheet
730Kb / 4P
   Dual Channel, Differential Input FIR Filter Platform
logo
Zarlink Semiconductor I...
VP16256 ZARLINK-VP16256 Datasheet
459Kb / 19P
   Programmable FIR FIlter
logo
Mitel Networks Corporat...
VP16256 MITEL-VP16256 Datasheet
228Kb / 20P
   Programmable FIR Filter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com