www.ti.com

Data Output

by Transmitter

SCL From

Master

Start

Condition

S

1

2

8

9

Data Output

by Receiver

Clock Pulse for ACK

NACK

ACK

A

A

S

1

1

1

0

0

A1

A0

0

Start Condition

SDA

R/W

ACK From Slave

ACK From Slave

P

B0

B1

B2

B3

X

X

X

X

Stop Condition

Slave Address

Control Register

A

NA

S

1

1

1

0

0

A1

A0

1

SDA

INT0

INT3 INT2 INT1

P

B3

B2

B1

B0

Start Condition

R/W

ACK From Slave

NACK From Master

Stop Condition

Slave Address

Control Register

PCA9545A

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C – OCTOBER 2005 – REVISED OCTOBER 2006

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after

the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line

high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Data is transmitted to the PCA9545A control register using the write mode shown in Figure 8.

Figure 8. Write Control Register

Data is read from the PCA9545A control register using the read mode shown in Figure 9.

Figure 9. Read Control Register

9

Submit Documentation Feedback