Electronic Components Datasheet Search |
|
HI-8282CM-03 Datasheet(PDF) 6 Page - Holt Integrated Circuits |
|
HI-8282CM-03 Datasheet(HTML) 6 Page - Holt Integrated Circuits |
6 / 13 page REPEATER OPERATION he repeater mode of operation allows a data word that has been received by the HI-8282 to be placed directly into its FIFO for transmission. After a 32-bit word has been shifted into the receiver shift register, the flag will go low. A logic "0" is placed on the SEL line and is strobed. This is the same procedure as for normal receiver operation and it places the lower byte (16) of the data word on the data bus. By strobing at the same time as T the byte will also be placed into the transmitter FIFO. SEL is then taken high and is strobed again to place the upper byte of the data word on the data bus. By strobing at the same time as , the second byte will also be placed into the FIFO. The data word is D/R EN PL1 EN EN PL2 EN HI-8282 FUNCTIONAL DESCRIPTION (cont.) DATA RATE - EXAMPLE PATTERN 429DO 429DO ARINC BIT NULL DATA DATA DATA NULL NULL WORD GAP BIT 1 NEXT WORD BIT 32 BIT 31 BIT 30 LOADING CONTROL WORD CWHLD t CWSET t CWSTR t DATA BUS CWSTR VALID TIMING DIAGRAMS HOLT INTEGRATED CIRCUITS 6 , now ready to be transmitted according to the parity programmed into the control word register. In normal operation, either byte of a received data word may be read from the receiver latches first by use of SEL input. During repeater operation however, the lower byte of the data word must be read first. This is necessary because, as the data is being read, it is also being loaded into the FIFO and the transmitter FIFO is always loaded with the lower byte of the data word first. MASTER RESET ( ) MR On a Master Reset data transmission and reception are immediately terminated, all three FIFOs are cleared as are the FIFO flags at the device pins and in the Status Register. The Control Register is not affected by a Master Reset. RECEIVER OPERATON DATA READY FLAG D/R ARINC DATA BYTE SELECT SEL ENABLE BYTE ON BUS EN DATA BUS BIT 31 BIT 32 SELEN t D/R t ENSEL t DATAEN t D/REN t END/R t EN t ENSEL t SELEN t DATAEN t ENDATA t ENDATA t ENEN t DON'T CARE DON'T CARE DON'T CARE BYTE 1 VALID BYTE 2 VALID |
Similar Part No. - HI-8282CM-03 |
|
Similar Description - HI-8282CM-03 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |