Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HSP43124SC-45Z Datasheet(PDF) 10 Page - Intersil Corporation

Part # HSP43124SC-45Z
Description  Serial I/O Filter
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

HSP43124SC-45Z Datasheet(HTML) 10 Page - Intersil Corporation

Back Button HSP43124SC-45Z Datasheet HTML 6Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 7Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 8Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 9Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 10Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 11Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 12Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 13Page - Intersil Corporation HSP43124SC-45Z Datasheet HTML 14Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
10
The coefficient set for each of the halfband filters is given in
Table 4. These values are the 32-bit, two’s complement,
integer representation of the filter coefficients. Scaling these
values by 2-31 yields the fractional two’s complement
coefficients used to achieve unity gain in the Filter Processor.
If a specific frequency response is desired, a programmable
FIR filter may be activated. The filter compute engine takes
advantage of symmetry in FIR coefficients is by summing
data samples sharing a common coefficient prior to
multiplication. In this manner, two filter taps are calculated
per multiply accumulate cycle. If an asymmetric filter is
specified, only one tap per multiply accumulate cycle is
calculated.
The processing rate of the Filter Compute Engine is
proportional to FCLK. As a result, the frequency of FCLK
must exceed a minimum value to insure that a filter
calculation is complete before the result is required for
output. In configurations which do not use decimation, one
input sample period is available for filter calculation before
an output is required. For configurations which employ
decimation, up to 256 input sample periods may be available
for filter calculation. The following equation specifies the
minimum FCLK rate required for configurations which use
the programmable filter as an FIR filter.
In this equation FS is the input sample rate (SCLK/# Bits in
SER word), TAPS is the number of taps in the FIR filter (0 to
256), DECFIR is the decimation rate of the programmable
FIR (1 to 8), HBCLKS is a compute clock factor based on the
number of halfband filters in the configuration (see Table 5),
and DECHB is the aggregate decimation rate for the
cascade of halfband filters (see Table 5). For example, if the
input sample rate is 800kHz, a 128 tap FIR filter with no
decimation is selected, and a cascade of 2 halfband filters is
used, calculate the minimum FCLK rate as follows:
Thus, the Min FCLK is 19.6MHz.
NOTE: For configurations in which the halfband filters are
used, the FCLK rate must exceed 14FS.
The longest length FIR filter realizable for a particular
configuration is determined by solving the above equation
for TAPS. The resulting expression is given below.
The maximum throughput sample rate may be specified by
solving the above equation for FS. The resulting equation is
NOTE: For configurations using filters with asymmetric coeffi-
cients, the term TAPS in the above equations should be multi-
plied by two in order to determine the correct FCLK.
The Filter Compute Engine is synchronized with an incoming
data stream by asserting the FSYNC input. When this input
is sampled low by the rising edge of FCLK, the Compute
Engine is reset, and the data word following the next
assertion of SYNCIN is recognized as the first data sample
input to the filter structure.
Min FCLK
FS
DECHB
--------------------
TAPS/(2*DECFIR) HBCLKS 1
++
()
or at least14FS when Halfbands are used
=
(EQ. 2)
(EQ. 3)
Min FCLK
800kHz
4
---------------------
⎝⎠
⎛⎞ 128
2
1
----------
⎝⎠
⎛⎞ 33 1
++
⎝⎠
⎛⎞
200kHz
() 64 33 1
++
[] 19.6MHz
=
or at least 14 (800kHz)
11.2MHz
=
=
Max TAPS = 2DECFIR((FCLK/FS)DECHB - HBCLKS - 1)
(EQ. 4)
Max FS = FCLK*DECHB /(TAPS/(2*DECFIR) + HBCLKS + 1). (EQ. 5)
TABLE 3. FREQUENCY RESPONSE OF HALFBAND FILTERS
NORMALIZED
FREQUENCY
HALFBAND
#1
HALFBAND
#2
HALFBAND
#3
HALFBAND
#4
HALFBAND
#5
0.000000
-0.000000
0.000000
0.000000
-0.000000
-0.000000
0.007812
0.000000
-0.000000
-0.000000
-0.000000
-0.000000
0.015625
-0.000113
-0.000000
-0.000000
-0.000000
-0.000000
0.023438
-0.000677
-0.000006
-0.000000
-0.000000
-0.000000
0.031250
-0.002243
-0.000052
-0.000000
-0.000000
-0.000000
0.039062
-0.005569
-0.000227
-0.000000
-0.000000
0.000000
0.046875
-0.011596
-0.000719
-0.000001
0.000000
-0.000000
0.054688
-0.021433
-0.001859
-0.000009
-0.000000
-0.000000
0.062500
-0.036333
-0.004165
-0.000041
-0.000000
-0.000000
0.070312
-0.057670
-0.008391
-0.000149
-0.000001
-0.000000
0.078125
-0.086916
-0.015557
-0.000448
-0.000012
-0.000000
0.085938
-0.125619
-0.026983
-0.001175
-0.000066
-0.000000
0.093750
-0.175382
-0.044301
-0.002767
-0.000258
-0.000000
HSP43124


Similar Part No. - HSP43124SC-45Z

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
HSP43124SC-45 INTERSIL-HSP43124SC-45 Datasheet
144Kb / 17P
   Serial I/O Filter
More results

Similar Description - HSP43124SC-45Z

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
HSP43124 INTERSIL-HSP43124 Datasheet
144Kb / 17P
   Serial I/O Filter
logo
Renesas Technology Corp
HSP43124 RENESAS-HSP43124 Datasheet
604Kb / 18P
   Serial I/O Filter
April 18, 2007
logo
Contec Co., Ltd
CPS-COM-1PC CONTEC-CPS-COM-1PC Datasheet
514Kb / 2P
   Serial I/O Module
CPS-COM-1PD CONTEC-CPS-COM-1PD Datasheet
588Kb / 2P
   Serial I/O Module
logo
New Japan Radio
NJU6355 NJRC-NJU6355 Datasheet
62Kb / 6P
   SERIAL I/O REAL TIME CLOCK
NJU6350 NJRC-NJU6350 Datasheet
87Kb / 9P
   SERIAL I/O REAL TIME CLOCK
NJU6356 NJRC-NJU6356 Datasheet
72Kb / 6P
   SERIAL I/O REAL TIME CLOCK
logo
Contec Co., Ltd
COM-2DL-PCI CONTEC-COM-2DL-PCI Datasheet
70Kb / 3P
   PCI ?밹ompliant I/O RS-422A/485 2ch Serial I/O board
COM-4DL-PCI CONTEC-COM-4DL-PCI Datasheet
86Kb / 3P
   PCI ?밹ompliant I/O RS-422A/485 4ch Serial I/O board
logo
Winbond
W83787IF WINBOND-W83787IF Datasheet
1Mb / 123P
   WINBOND I/O WITH SERIAL-INFRARED SUPPORT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com