Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

COM20019I-DZD Datasheet(PDF) 11 Page - SMSC Corporation

Part # COM20019I-DZD
Description  Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
Download  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20019I-DZD Datasheet(HTML) 11 Page - SMSC Corporation

Back Button COM20019I-DZD Datasheet HTML 7Page - SMSC Corporation COM20019I-DZD Datasheet HTML 8Page - SMSC Corporation COM20019I-DZD Datasheet HTML 9Page - SMSC Corporation COM20019I-DZD Datasheet HTML 10Page - SMSC Corporation COM20019I-DZD Datasheet HTML 11Page - SMSC Corporation COM20019I-DZD Datasheet HTML 12Page - SMSC Corporation COM20019I-DZD Datasheet HTML 13Page - SMSC Corporation COM20019I-DZD Datasheet HTML 14Page - SMSC Corporation COM20019I-DZD Datasheet HTML 15Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 65 page
background image
Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
SMSC COM20019I
Page 11
Rev. 03-07-06
DATASHEET
Chapter 4
PROTOCOL DESCRIPTION
4.1
NETWORK PROTOCOL
Communication on the network is based on a token passing protocol.
Establishment of the network
configuration and management of the network protocol are handled entirely by the COM20019I's internal
microcoded sequencer. A processor or intelligent peripheral transmits data by simply loading a data packet
and its destination ID into the COM20019I's internal RAM buffer, and issuing a command to enable the
transmitter. When the COM20019I next receives the token, it verifies that the receiving node is ready by
first transmitting a FREE BUFFER ENQUIRY message. If the receiving node transmits an ACKnowledge
message, the data packet is transmitted followed by a 16-bit CRC. If the receiving node cannot accept the
packet (typically its receiver is inhibited), it transmits a Negative AcKnowledge message and the
transmitter passes the token. Once it has been established that the receiving node can accept the packet
and transmission is complete, the receiving node verifies the packet.
If the packet is received
successfully,
the receiving node transmits an ACKnowledge message (or nothing if it is not received successfully)
allowing the transmitter to set the appropriate status bits to indicate successful or unsuccessful delivery of
the packet. An interrupt mask permits the COM20019I to generate an interrupt to the processor when
selected status bits become true. Figure 3.1 - COM20019I OPERATION is a flow chart illustrating the
internal operation of the COM20019I connected to a 20 MHz crystal oscillator.
4.2
DATA RATES
The COM20019I is capable of supporting data rates from 156.25 Kbps to 312.5 Kbps. The following
protocol description assumes a 312.5 Kbps data rate. For slower data rates, an internal clock divider
scales down the clock frequency. Thus all timeout values are scaled as shown in the following table:
Example: IDLE LINE Timeout @ 312.5 Kbps = 656
μs. IDLE LINE Timeout for 156.2 Kbps is 656 μs * 2 =
1.3 ms
INTERNAL CLOCK
FREQUENCY
CLOCK
PRESCALER
DATA RATE
TIMEOUT SCALING FACTOR
(MULTIPLY BY)
20 MHz
Div. by 64
Div. by 128
312.5 Kbps
156.25 Kbps
1
2
4.3
NETWORK RECONFIGURATION
A significant advantage of the COM20019I is its ability to adapt to changes on the network. Whenever a
new node is activated or deactivated, a NETWORK RECONFIGURATION is performed. When a new
COM20019I is turned on (creating a new active node on the network), or if the COM20019I has not
received an INVITATION TO TRANSMIT for 6.72S, or if a software reset occurs, the COM20019I causes a
NETWORK RECONFIGURATION by sending a RECONFIGURE BURST consisting of eight marks and
one space repeated 765 times. The purpose of this burst is to terminate all activity on the network. Since
this burst is longer than any other type of transmission, the burst will interfere with the next INVITATION
TO TRANSMIT, destroy the token and keep any other node from assuming control of the line.
When any COM20019I senses an idle line for greater than 656
μS, which occurs only when the token Is
lost, each COM20019I starts an internal timeout equal to 1.168mS times the quantity 255 minus its own
ID. The COM20019I starts network reconfiguration by sending an invitation to transmit first to itself and
then to all other nodes by decrementing the destination Node ID.
If the timeout expires with no line


Similar Part No. - COM20019I-DZD

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
COM20019I-HD SMSC-COM20019I-HD Datasheet
505Kb / 65P
   Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM
COM20019I-HD SMSC-COM20019I-HD Datasheet
454Kb / 81P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20019I-LJP SMSC-COM20019I-LJP Datasheet
505Kb / 65P
   Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM
More results

Similar Description - COM20019I-DZD

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
COM20019I SMSC-COM20019I Datasheet
505Kb / 65P
   Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM
COM20019 SMSC-COM20019 Datasheet
454Kb / 81P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20019I SMSC-COM20019I_07 Datasheet
391Kb / 65P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I_0610 SMSC-COM20019I_0610 Datasheet
490Kb / 70P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
logo
Microchip Technology
COM20020ILJP MICROCHIP-COM20020ILJP Datasheet
412Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Revision 12-05-06
logo
SMSC Corporation
COM20020I_0609 SMSC-COM20020I_0609 Datasheet
478Kb / 69P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20020I SMSC-COM20020I_06 Datasheet
480Kb / 65P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20020I SMSC-COM20020I Datasheet
415Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20022I-3V SMSC-COM20022I-3V Datasheet
491Kb / 83P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM
COM20022I SMSC-COM20022I_06 Datasheet
497Kb / 82P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com