Electronic Components Datasheet Search |
|
HIP9011 Datasheet(PDF) 10 Page - Intersil Corporation |
|
HIP9011 Datasheet(HTML) 10 Page - Intersil Corporation |
10 / 11 page 10 FN4367.2 January 6, 2006 The Digital SPI Block diagram in Figure 5 shows the programming flow of the chip. An eight bit word is received at the SI port. Data is shifted in by the SCK clock when the chip is enable by the CS pin. The word is decoded by the address decoding circuit, and the information is directed to one of 5 registers. These registers control the following chip functions: 1. Band Pass Filter frequency. 2. Gain control or attenuation. 3. Integration time constant of the rectified BPF output. 4. Prescaler. 5. Test/Channel Select. a) Test conditions of the part. b) Channel select to one of two input amplifiers. A crystal oscillator circuit is provided. The chip requires at minimum a 4MHz crystal to be connected across OSCIN and OSCOUT pins. An external 4MHz signal may also be provided to the OSCIN Terminal Pin 9. In the diagnostic mode, we can use the digital multiplexer to output one of the following results through the SO pin (11): 1. Value of one of the five registers in the chip 2. Buffered value of the SI pin (12). 3. Value of an internal comparator used to rectify the analog signal A digital SPI filter is located in the SPI Block which provides a pseudo noise immunity characteristic. The digital SPI filter operation requires that the SCK be low prior to the fall of CS, followed by 8 SCK pulses (low-high- low transitions). With the SCK ending the pulse sequence in a logic low condition, the transition of CS from a low to high transition will cause the data-word in the SPI Buffer to be loaded into the proper addressed programmable register. During the Integration mode, INT/HOLD pin is high, any single SPI byte that is entered will be acted upon if the conditions of the digital SPI filter are met. The digital SPI filter allows for only 8 bits per word to be accepted. SCK CS ADDRESS DECODER PRESCALER/SO TERMINAL STATUS GAIN CONTROL INTEGRATOR TIME CONSTANT TEST/CHANNEL SELECT CONTROL COMP OUT SO SI BANDPASS FILTER FIGURE 5. PROGRAMMABLE REGISTERS AND STATE MACHINE SI TEST HIP9011 |
Similar Part No. - HIP9011_06 |
|
Similar Description - HIP9011_06 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |