MS82C55A datasheet(9/26 Pages) INTERSIL

Part #	MS82C55A

Description	CMOS Programmable Peripheral Interface

Download	26 Pages

Scroll/Zoom	100%

Manufacturer	INTERSIL [Intersil Corporation]

Direct Link	http://www.intersil.com/cda/home

Logo

9 / 26 page

9

FN6140.2

June 15, 2006

Operating Modes

Mode 1 - (Strobed Input/Output). This functional configuration

provides a means for transferring I/O data to or from a specified

port in conjunction with strobes or “hand shaking” signals. In

mode 1, port A and port B use the lines on port C to generate or

accept these “hand shaking” signals.

Mode 1 Basic Function Definitions:

• Two Groups (Group A and Group B)

• Each group contains one 8-bit port and one 4-bit control/data

port

• The 8-bit data port can be either input or output. Both inputs

and outputs are latched.

• The 4-bit port is used for control and status of the 8-bit port.

Input Control Signal Definition

(Figures 6 and 7)

STB (Strobe Input)

A “low” on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A “high” on this output indicates that the data has been loaded

into the input latch: in essence, an acknowledgment. IBF is set

by STB input being low and is reset by the rising edge of the

RD input.

INTR (Interrupt Request)

A “high” on this output can be used to interrupt the CPU when

an input device is requesting service. INTR is set by the

condition: STB is a “one”, IBF is a “one” and INTE is a “one”. It

is reset by the falling edge of RD. This procedure allows an

input device to request service from the CPU by simply strobing

its data into the port.

INTE A

Controlled by bit set/reset of PC4.

INTE B

Controlled by bit set/reset of PC2.

Output Control Signal Definition

(Figure 8 and 9)

OBF - (Output Buffer Full F/F). The OBF output will go “low”

to indicate that the CPU has written data out to the specified

port. This does not mean valid data is sent out of the port at this

time since OBF can go true before data is available. Data is

guaranteed valid at the rising edge of OBF, (See Note 1). The

OBF F/F will be set by the rising edge of the WR input and reset

by ACK input being low.

CONTROL WORD #13

CONTROL WORD #15

Mode 0 Configurations (Continued)

1

D7

0

D6

0

D5

1

D4

1

D3

0

D2

0

D1

1

D0

8

PA7 - PA0

4

PC7 - PC4

4

PC3 - PC0

8

PB7 - PB0

D7 - D0

82C55A

A

B

C

1

D7

0

D6

0

D5

1

D4

1

D3

0

D2

1

D1

1

D0

8

PA7 - PA0

4

PC7 - PC4

4

PC3 - PC0

8

PB7 - PB0

D7 - D0

82C55A

A

B

C

MS82C55A, MQ82C55A, MP82C55A

Similar Part No. - MS82C55A

Manufacturer	Part #	Datasheet	Description
Intersil Corporation	MS82C55A	502Kb / 24P	CMOS Programmable Peripheral Interface
Renesas Technology Corp	MS82C55A	1Mb / 26P	CMOS Programmable Peripheral Interface

More results

Similar Description - MS82C55A

Manufacturer	Part #	Datasheet	Description
Toshiba Semiconductor	TMP82C255A	682Kb / 32P	CMOS PROGRAMMABLE PERIPHERAL INTERFACE
Intersil Corporation	CS82C55AZ96	560Kb / 29P	CMOS Programmable Peripheral Interface
Harris Corporation	82C55A	234Kb / 26P	CMOS Programmable Peripheral Interface
Intersil Corporation	MS82C55A	502Kb / 24P	CMOS Programmable Peripheral Interface
List of Unclassifed Man...	SMC82C55AC-5	293Kb / 6P	CMOS PROGRAMMABLE PERIPHERAL INTERFACE
Wing Shing Computer Com...	WS82C55A	457Kb / 25P	CMOS Programmable peripheral Interface
Intersil Corporation	82C55A	554Kb / 29P	CMOS Programmable Peripheral Interface
Renesas Technology Corp	MS82C55A	1Mb / 26P	CMOS Programmable Peripheral Interface
Intersil Corporation	82C55A	233Kb / 26P	CMOS Programmable Peripheral Interface June 1998
Renesas Technology Corp	82C55A	818Kb / 30P	CMOS Programmable Peripheral Interface Dec 8, 2015

More results

MS82C55A Datasheet(PDF) 9 Page - Intersil Corporation

MS82C55A Datasheet(HTML) 9 Page - Intersil Corporation

Similar Part No. - MS82C55A

Similar Description - MS82C55A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Datasheet Download

Link URL