Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X9401WS24IZ Datasheet(PDF) 4 Page - Intersil Corporation

Part # X9401WS24IZ
Description  Quad, 64 Tap, Digitally Controlled Potentiometer
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X9401WS24IZ Datasheet(HTML) 4 Page - Intersil Corporation

  X9401WS24IZ Datasheet HTML 1Page - Intersil Corporation X9401WS24IZ Datasheet HTML 2Page - Intersil Corporation X9401WS24IZ Datasheet HTML 3Page - Intersil Corporation X9401WS24IZ Datasheet HTML 4Page - Intersil Corporation X9401WS24IZ Datasheet HTML 5Page - Intersil Corporation X9401WS24IZ Datasheet HTML 6Page - Intersil Corporation X9401WS24IZ Datasheet HTML 7Page - Intersil Corporation X9401WS24IZ Datasheet HTML 8Page - Intersil Corporation X9401WS24IZ Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 19 page
background image
4
FN8190.3
October 12, 2006
Data Register Detail
Write in Process
The contents of the Data Registers are saved to non-
volatile memory when the CS pin goes from LOW to
HIGH after a complete write sequence is received by
the device. The progress of this internal write opera-
tion can be monitored by a Write In Process bit (WIP).
The WIP bit is read with a Read Status command.
INSTRUCTIONS
Identification (ID) Byte
The first byte sent to the X9401 from the host, follow-
ing a CS going HIGH to LOW, is called the Identifica-
tion byte. The most significant four bits of the slave
address are a device type identifier, for the X9401 this
is fixed as 0101[B] (refer to Figure 1).
The two least significant bits in the ID byte select one
of four devices on the bus. The physical device
address is defined by the state of the A0 - A1 input
pins. The X9401 compares the serial data stream with
the address input state; a successful compare of both
address bits is required for the X9401 to successfully
continue the command sequence. The A0 - A1 inputs
can be actively driven by CMOS input signals or tied to
VCC or VSS.
The remaining two bits in the slave byte must be set to 0.
Figure 1. Identification Byte Format
Instruction Byte
The next byte sent to the X9401 contains the instruc-
tion and register pointer information. The four most
significant bits are the instruction. The next four bits
point to one of the four pots and, when applicable,
they point to one of four associated registers. The for-
mat is shown below in Figure 2.
Figure 2. Instruction Byte Format
The four high order bits of the instruction byte specify
the operation. The next two bits (R1 and R0) select
one of the four registers that is to be acted upon when
a register oriented instruction is issued. The last two
bits (P1 and P0) selects which one of the four potenti-
ometers is to be affected by the instruction.
Four of the ten instructions are two bytes in length and
end with the transmission of the instruction byte.
These instructions are:
– XFR Data Register to Wiper Counter Register—This
transfers the contents of one specified Data Register
to the associated Wiper Counter Register.
– XFR Wiper Counter Register to Data Register—This
transfers the contents of the specified Wiper
Counter Register to the specified associated Data
Register.
– Global XFR Data Register to Wiper Counter Register
—This transfers the contents of all specified Data
Registers to the associated Wiper Counter Regis-
ters.
– Global XFR Wiper Counter Register to Data
Register—This transfers the contents of all Wiper
Counter Registers to the specified associated Data
Registers.
The basic sequence of the two byte instructions is illus-
trated in Figure 3. These two-byte instructions
exchange data between the WCR and one of the data
registers. A transfer from a data register to a WCR is
essentially a write to a static RAM, with the static RAM
controlling the wiper position. The response of the wiper
to this action will be delayed by tWRL. A transfer from
the WCR (current wiper position), to a data register is a
write to nonvolatile memory and takes a minimum of
tWR to complete. The transfer can occur between one
of the four potentiometers and one of its associated reg-
isters; or it may occur globally, where the transfer
occurs between all potentiometers and one associated
register.
Five instructions require a three-byte sequence to
complete. These instructions transfer data between
the host and the X9401; either between the host and
(MSB)
(LSB)
D5
D4
D3
D2
D1
D0
NV
NV
NV
NV
NV
NV
1
00
0
0
A1
A0
Device Type
Identifier
Device Address
1
I1
I2
I3
I0
R1
R0
P1
P0
Pot Select
Register
Select
Instructions
X9401


Similar Part No. - X9401WS24IZ

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X9401WS24IZ INTERSIL-X9401WS24IZ Datasheet
371Kb / 20P
   Low Noise/Low Power/SPI Bus
X9401WS24IZ INTERSIL-X9401WS24IZ Datasheet
346Kb / 18P
   Quad, 64 Tap, Digitally Controlled Potentiometer (XDCP??
X9401WS24IZ INTERSIL-X9401WS24IZ Datasheet
403Kb / 20P
   Quad, 64 Tap, Digitally Controlled Potentiometer
September 14, 2015
logo
Renesas Technology Corp
X9401WS24IZ RENESAS-X9401WS24IZ Datasheet
827Kb / 20P
   Low Noise/Low Power/SPI Bus Quad, 64 Tap, Digitally Controlled Potentiometer (XDCP??
logo
Intersil Corporation
X9401WS24IZ-2.7 INTERSIL-X9401WS24IZ-2.7 Datasheet
371Kb / 20P
   Low Noise/Low Power/SPI Bus
More results

Similar Description - X9401WS24IZ

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X9401WS24IZ INTERSIL-X9401WS24IZ Datasheet
403Kb / 20P
   Quad, 64 Tap, Digitally Controlled Potentiometer
September 14, 2015
X9401 INTERSIL-X9401_09 Datasheet
346Kb / 18P
   Quad, 64 Tap, Digitally Controlled Potentiometer (XDCP??
X9252YV24IZ-2.7 INTERSIL-X9252YV24IZ-2.7 Datasheet
445Kb / 19P
   Quad Digitally-Controlled Potentiometer
July 24, 2014
logo
Renesas Technology Corp
X9401 RENESAS-X9401 Datasheet
827Kb / 20P
   Low Noise/Low Power/SPI Bus Quad, 64 Tap, Digitally Controlled Potentiometer (XDCP??
logo
Intersil Corporation
ISL23345 INTERSIL-ISL23345 Datasheet
881Kb / 19P
   Quad, 256 Tap, Low Voltage Digitally Controlled Potentiometer (XDCP??
ISL23445 INTERSIL-ISL23445 Datasheet
923Kb / 20P
   Quad, 256 Tap, Low Voltage Digitally Controlled Potentiometer (XDCP??
ISL23348 INTERSIL-ISL23348 Datasheet
865Kb / 19P
   Quad, 128 Tap, Low Voltage Digitally Controlled Potentiometer (XDCP??
ISL22449 INTERSIL-ISL22449 Datasheet
356Kb / 12P
   Quad Digitally Controlled Potentiometer
ISL23448 INTERSIL-ISL23448 Datasheet
754Kb / 21P
   Quad, 128 Tap, Low Voltage Digitally Controlled Potentiometer (XDCP??
logo
Renesas Technology Corp
ISL23345 RENESAS-ISL23345 Datasheet
1Mb / 19P
   Quad, 256 Tap, Low Voltage Digitally Controlled Potentiometer (XDCP™)
June 21, 2011
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com