Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X5043PIZ-2.7 Datasheet(PDF) 9 Page - Intersil Corporation

Part # X5043PIZ-2.7
Description  CPU Supervisor with 4K SPI EEPROM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X5043PIZ-2.7 Datasheet(HTML) 9 Page - Intersil Corporation

Back Button X5043PIZ-2.7 Datasheet HTML 5Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 6Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 7Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 8Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 9Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 10Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 11Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 12Page - Intersil Corporation X5043PIZ-2.7 Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
9
FN8126.2
March 16, 2006
Write Enable Latch
The device contains a Write Enable Latch. This latch must be
SET before a Write Operation is initiated. The WREN
instruction will set the latch and the WRDI instruction will reset
the latch (Figure 5). This latch is automatically reset upon a
power-up condition and after the completion of a valid byte,
page, or status register write cycle. The latch is also reset if WP
is brought LOW.
When issuing a WREN, WRDI or RDSR commands, it is not
necessary to send a byte address or data.
Status Register
The Status Register contains four nonvolatile control bits and
two volatile status bits. The control bits set the operation of
the watchdog timer and the memory block lock protection.
The Status Register is formatted as shown in “Status
Register”.
The Write-In-Progress (WIP) bit is a volatile, read only bit
and indicates whether the device is busy with an internal
nonvolatile write operation. The WIP bit is read using the
RDSR instruction. When set to a “1”, a nonvolatile write
operation is in progress. When set to a “0”, no write is in
progress.
The Write Enable Latch (WEL) bit indicates the status of the
“write enable” latch. When WEL = 1, the latch is set and
when WEL = 0 the latch is reset. The WEL bit is a volatile,
read only bit. The WREN instruction sets the WEL bit and the
WRDS instruction resets the WEL bit.
The block lock bits, BL0 and BL1, set the level of block lock
protection. These nonvolatile bits are programmed using the
WRSR instruction and allow the user to protect one quarter,
one half, all or none of the EEPROM array. Any portion of
the array that is block lock protected can be read but not
written. It will remain protected until the BL bits are altered to
disable block lock protection of that portion of memory.
The Watchdog Timer bits, WD0 and WD1, select the
Watchdog Time-out Period. These nonvolatile bits are
programmed with the WRSR instruction.
Read Status Register
To read the Status Register, pull CS low to select the device,
then send the 8-bit RDSR instruction. Then the contents of
the Status Register are shifted out on the SO line, clocked by
CLK. Refer to the Read Status Register Sequence (Figure
6). The Status Register may be read at any time, even during
a Write Cycle.
Write Status Register
Prior to any attempt to write data into the status register, the
“Write Enable” Latch (WEL) must be set by issuing the
WREN instruction (Figure 5). First pull CS LOW, then clock
the WREN instruction into the device and pull CS HIGH.
Then bring CS LOW again and enter the WRSR instruction
followed by 8 bits of data. These 8 bits of data correspond to
the contents of the status register. The operation ends with
CS going HIGH. If CS does not go HIGH between WREN
and WRSR, the WRSR instruction is ignored.
Status Register: (Default = 30H)
7
6
5
4
3
210
00
WD1
WD0
BL1
BL0
WEL
WIP
012
34567
CS
SI
SCK
High Impedance
SO
FIGURE 5. WRITE ENABLE/DISABLE LATCH SEQUENCE
(WREN/WRDI INSTRUCTION)
STATUS REG BITS
ARRAY ADDRESSES PROTECTED
BL1
BL0
X5043, X5045
0
0
None
0
1
$180–$1FF
1
0
$100–$1FF
1
1
$000–$1FF
STATUS REGISTER BITS
WATCHDOG TIME OUT
(TYPICAL)
WD1
WD0
0
0
1.4 seconds
0
1
600 milliseconds
1
0
200 milliseconds
1
1
disabled (factory default)
X5043, X5045


Similar Part No. - X5043PIZ-2.7

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X5043PIZ-2.7 INTERSIL-X5043PIZ-2.7 Datasheet
404Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
logo
Renesas Technology Corp
X5043PIZ-2.7 RENESAS-X5043PIZ-2.7 Datasheet
844Kb / 21P
   4K, 512 x 8 Bit CPU Supervisor with 4K SPI EEPROM
logo
Intersil Corporation
X5043PIZ-2.7A INTERSIL-X5043PIZ-2.7A Datasheet
404Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
logo
Renesas Technology Corp
X5043PIZ-2.7A RENESAS-X5043PIZ-2.7A Datasheet
844Kb / 21P
   4K, 512 x 8 Bit CPU Supervisor with 4K SPI EEPROM
More results

Similar Description - X5043PIZ-2.7

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X5043 INTERSIL-X5043 Datasheet
404Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5045S8IZ-4.5A INTERSIL-X5045S8IZ-4.5A Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5043S8IZT1 INTERSIL-X5043S8IZT1 Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
logo
Xicor Inc.
X5043 XICOR-X5043 Datasheet
108Kb / 20P
   CPU Supervisor with 4K SPI EEPROM
logo
Intersil Corporation
X5043S8ZT1 INTERSIL-X5043S8ZT1 Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5045S8ZT1 INTERSIL-X5045S8ZT1 Datasheet
409Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
X5043S8IZ INTERSIL-X5043S8IZ Datasheet
399Kb / 21P
   CPU Supervisor with 4K SPI EEPROM
September 23, 2015
logo
Renesas Technology Corp
X5043 RENESAS-X5043 Datasheet
844Kb / 21P
   4K, 512 x 8 Bit CPU Supervisor with 4K SPI EEPROM
logo
Intersil Corporation
X5083 INTERSIL-X5083 Datasheet
348Kb / 20P
   CPU Supervisor with 9Kbit SPI EEPROM
X5323S8IZT1 INTERSIL-X5323S8IZT1 Datasheet
347Kb / 20P
   CPU Supervisor with 32kBit SPI EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com