 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AZ6425 Datasheet(PDF) 11 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
AZ6425 Datasheet(HTML) 11 Page - Texas Instruments |
|
|
11 / 56 page  www.ti.com DESCRIPTION OF PARALLEL PINS ADS6425 SLWS197 – MARCH 2007 Table 3. SCLK, SDATA Control Pins SCLK SDATA DESCRIPTION LOW LOW NORMAL conversion. SYNC - ADC outputs sync pattern on all channels. This pattern can be used by the receiver to align the LOW HIGH deserialized data to the frame boundary. See Capture Test Patterns for details. POWER DOWN –Global power down, all channels of the ADC are powered down, including internal references, HIGH LOW PLL and output buffers. DESKEW - ADC outputs deskew pattern on all channels. This pattern can be used by the receiver to ensure HIGH HIGH deserializer uses the right clock edge. See Capture Test Patterns for details. Table 4. SEN Control Pin SEN DESCRIPTION 0 External reference and 0 dB coarse gain (Full-scale = 2V pp) (3/8)LVDD External reference and 3.5 dB coarse gain (Full-scale = 1.34V pp) (5/8)LVDD Internal reference and 3.5 dB coarse gain (Full-scale = 1.34V pp) LVDD Internal reference and 0 dB coarse gain (Full-scale = 2V pp) Independent of the programming mode used, after power-up the parallel pins PDN, CFG1 to CFG4 will automatically configure the device as per the voltage applied (Table 5 to Table 9). Table 5. PDN Control Pin PDN DESCRIPTION 0 Normal operation AVDD Power down global Table 6. CFG1 Control Pin CFG1 DESCRIPTION 0 DDR bit clock and 1-wire interface (3/8)LVDD Not used (5/8)LVDD SDR bit clock and 2-wire interface LVDD DDR bit clock and 2-wire interface Table 7. CFG2 Control Pin CFG2 DESCRIPTION 0 12x serialization and capture at falling edge of bit clock (only with SDR bit clock) (3/8)LVDD 14x serialization and capture at falling edge of bit clock (only with SDR bit clock) (5/8)LVDD 14x serialization and capture at rising edge of bit clock (only with SDR bit clock) LVDD 12x serialization and capture at rising edge of bit clock (only with SDR bit clock) Table 8. CFG3 Control Pin CFG3 RESERVED - TIE TO GROUND Table 9. CFG4 Control Pin CFG4 DESCRIPTION 0 MSB First and 2s complement (3/8)LVDD MSB First and Offset binary (5/8)LVDD LSB First and Offset binary LVDD LSB First and 2s complement 11 Submit Documentation Feedback |
Similar Part No. - AZ6425 |
|
Similar Description - AZ6425 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
