Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA8581CP Datasheet(PDF) 6 Page - NXP Semiconductors

Part # PCA8581CP
Description  128 x 8-bit EEPROM with I2C-bus interface
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA8581CP Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button PCA8581CP Datasheet HTML 2Page - NXP Semiconductors PCA8581CP Datasheet HTML 3Page - NXP Semiconductors PCA8581CP Datasheet HTML 4Page - NXP Semiconductors PCA8581CP Datasheet HTML 5Page - NXP Semiconductors PCA8581CP Datasheet HTML 6Page - NXP Semiconductors PCA8581CP Datasheet HTML 7Page - NXP Semiconductors PCA8581CP Datasheet HTML 8Page - NXP Semiconductors PCA8581CP Datasheet HTML 9Page - NXP Semiconductors PCA8581CP Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
1997 Apr 02
6
Philips Semiconductors
Product specification
128
× 8-bit EEPROM with I2C-bus interface
PCA8581; PCA8581C
7.3
System configuration
A device generating a message is a ‘transmitter’, a device receiving a message is the ‘receiver’. The device that controls
the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’.
Fig.5 System configuration.
MBA605
MASTER
TRANSMITTER /
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER /
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER /
RECEIVER
SDA
SCL
7.4
Acknowledge
The number of data bytes transferred between the start
and stop conditions from transmitter to receiver is
unlimited. Each byte of eight bits is followed by an
acknowledge bit. The acknowledge bit is a HIGH level
signal put on the bus by the transmitter during which time
the master generates an extra acknowledge related clock
pulse. A slave receiver which is addressed must generate
an acknowledge after the reception of each byte. Also a
master receiver must generate an acknowledge after the
reception of each byte that has been clocked out of the
slave transmitter.
The device that acknowledges must pull down the SDA
line during the acknowledge clock pulse, so that the SDA
line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times
must be taken into consideration). A master receiver must
signal an end of data to the transmitter by not generating
an acknowledge on the last byte that has been clocked out
of the slave. In this event the transmitter must leave the
data line HIGH to enable the master to generate a stop
condition.
Fig.6 Acknowledgement on the I2C-bus.
handbook, full pagewidth
MBA606 - 1
START
condition
S
SCL FROM
MASTER
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
clock pulse for
acknowledgement
1
2
8
9


Similar Part No. - PCA8581CP

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
PCA8581CP PHILIPS-PCA8581CP Datasheet
131Kb / 20P
   128 x 8-bit EEPROM with I2C-bus interface
1997 Apr 02
More results

Similar Description - PCA8581CP

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
PCA8581 PHILIPS-PCA8581 Datasheet
131Kb / 20P
   128 x 8-bit EEPROM with I2C-bus interface
1997 Apr 02
PCF85103C-2 PHILIPS-PCF85103C-2 Datasheet
346Kb / 20P
   256 x 8-bit CMOS EEPROM with I2C-bus interface
Rev. 02-09 May 2002
PCF8582C-2 PHILIPS-PCF8582C-2_04 Datasheet
127Kb / 21P
   256 x 8-bit CMOS EEPROM with I2C-bus interface
Rev. 04-25 October 2004
PCF85103C-2 PHILIPS-PCF85103C-2_04 Datasheet
120Kb / 20P
   256 x 8-bit CMOS EEPROM with I2C-bus interface
Rev. 04-22 October 2004
logo
Integral Corp.
INF8594E INTEGRAL-INF8594E Datasheet
98Kb / 2P
   512 x 8-Bit CMOS EEPROM with I2C-Bus Interface
logo
NXP Semiconductors
PCF8594C-2 PHILIPS-PCF8594C-2 Datasheet
394Kb / 21P
   512 X 8-bit CMOS EEPROM with I2C-bus interface
Rev. 05-25 October 2004
PCF85116-3 PHILIPS-PCF85116-3 Datasheet
164Kb / 21P
   2048 x 8-bit CMOS EEPROM with I2C-bus interface
Rev. 04-25 October 2004
PCF85102C-2 PHILIPS-PCF85102C-2_04 Datasheet
120Kb / 20P
   256 x 8-bit CMOS EEPROM with I2C-bus interface
Rev. 04-22 October 2004
logo
Integral Corp.
INA2586 INTEGRAL-INA2586 Datasheet
85Kb / 1P
   1024 x 8-Bit n-MOS EEPROM with I2C-Bus Interface
logo
KODENSHI_AUK CORP.
KKA2586 KODENSHI-KKA2586 Datasheet
99Kb / 2P
   1024 x 8-Bit n-MOS EEPROM with I2C-Bus Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com