Electronic Components Datasheet Search |
|
MC33696 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc |
|
MC33696 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc |
10 / 64 page MC33696 Data Sheet, Rev. 9 Register Access through SPI Freescale Semiconductor 10 The fractional divider offers high flexibility in the frequency generation for: • Switching between transmit and receive modes. • Achieving frequency modulation in FSK modulation transmission. • Performing multi-channel links. • Trimming the RF carrier. Frequencies are controlled by means of registers. To allow for user preference, two programming access methods are offered (see Section 17.3, “Frequency Registers”). • In friendly access, all frequencies are computed internally from the contents of the carrier frequency and deviation frequency registers. • In direct access, the user programs direct all three frequency registers. 11 Register Access through SPI 11.1 SPI Interface the MC33696 and the MCU communicate via a bidirectional serial digital interface. According to the selected mode, the MC33696 or the MCU manages the data transfer. The MC33696’s digital interface can be used as a standard SPI (master/slave) or as a simple interface (SPI deselected). In the latter case, the interface’s pins are used as standard I/O pins. However, the MCU has the highest priority, as it can control the MC33696 by setting CONFB pin to the low level. The interface is operated by four I/O pins. • SEB — Serial interface Enable When SEB is set high, pins SCLK, MOSI, and MISO are set to high impedance. This allows individual selection in a multiple device system, where all devices are connected via the same bus. The rest of the circuit remains in the current state, enabling fast recovery times, but the power amplifier is disabled to prevent any uncontrolled RF transmission. • SCLK — Serial Clock Synchronizes data movement in and out of the device through its MOSI and MISO lines. The master and slave devices can exchange a byte of information during a sequence of eight clock cycles. Since SCLK is generated by the master device, this line is an input on a slave device. • MOSI — Master Output Slave Input Transmits bytes when master, and receives bytes when slave, with the most significant bit first. When no data are output, SCLK and MOSI force a low level. • MISO — (Master Input) Slave Output Transmits data when slave, with the MSB first. There is no master function. Data are valid on falling edges of SCLK. This means that the clock phase and polarity control bits of the microcontroller SPI have to be CPOL = 0 and CPHA = 1 (using Freescale acronyms). Table 5 summarizes the serial digital interface feature versus the selected mode. |
Similar Part No. - MC33696 |
|
Similar Description - MC33696 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |