Electronic Components Datasheet Search |
|
3D7701Z-40 Datasheet(PDF) 2 Page - Data Delay Devices, Inc. |
|
3D7701Z-40 Datasheet(HTML) 2 Page - Data Delay Devices, Inc. |
2 / 4 page 3D7701 APPLICATION NOTES OPERATIONAL DESCRIPTION The 3D7701 delay line oscillator architecture is shown in Figure 1. The internal delay line is composed of a number of delay cells connected in series and is compensated for thermal and supply voltage variations. A low-going edge on the EN input starts the oscillator, with the O2 output responding immediately. The O1 output is delayed by ½ cycle. The response of the output when the oscillator is disabled depends on the status of O2 when the EN signal goes high, as shown in Figure 2. If O2 is low, it will remain low, and the final pulse on O1 will be ½ of the period. If O2 is high, it will go low as soon as EN goes high, and the final pulse on both outputs will have a width smaller than ½ the period. Temp & Vdd Compensation Figure 1: 3D7701 Functional Diagram Delay Line EN VDD GND EN O1 O2 O1 O2 Figure 2: 3D7701 Timing Diagrams EN O1 O2 5ns typ 5ns typ 5ns typ Doc #06023 DATA DELAY DEVICES, INC. 2 12/5/2006 Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com |
Similar Part No. - 3D7701Z-40 |
|
Similar Description - 3D7701Z-40 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |