Electronic Components Datasheet Search |
|
DSP56F802TA80E Datasheet(PDF) 4 Page - Freescale Semiconductor, Inc |
|
DSP56F802TA80E Datasheet(HTML) 4 Page - Freescale Semiconductor, Inc |
4 / 40 page 56F802 Technical Data, Rev. 9 4 Freescale Semiconductor Part 1 Overview 1.1 56F802 Features 1.1.1 Processing Core • Efficient 16-bit 56800 family controller engine with dual Harvard architecture • As many as 40 Million Instructions Per Second (MIPS) at 80 MHz core frequency • Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) • Two 36-bit accumulators including extension bits • 16-bit bidirectional barrel shifter • Parallel instruction set with unique processor addressing modes • Hardware DO and REP loops • Three internal address buses and one external address bus • Four internal data buses and one external data bus • Instruction set supports both DSP and controller functions • Controller style addressing modes and instructions for compact code • Efficient C compiler and local variable support • Software subroutine and interrupt stack with depth limited only by memory • JTAG/OnCE debug programming interface 1.1.2 Memory • Harvard architecture permits as many as three simultaneous accesses to program and data memory • On-chip memory including a low-cost, high-volume Flash solution —8K × 16 bit words of Program Flash —1K × 16-bit words of Program RAM —2K × 16-bit words of Data Flash —1K × 16-bit words of Data RAM —2K × 16-bit words of Boot Flash • Programmable Boot Flash supports customized boot code and field upgrades of stored code through a variety of interfaces (JTAG) 1.1.3 Peripheral Circuits for 56F802 • Pulse Width Modulator (PWM) with six PWM outputs with deadtime insertion and fault protection; supports both center- and edge-aligned modes • Two 12-bit, Analog-to-Digital Converters (ADCs), 1 x 2 channel and 1 x 3 channel, which support two simultaneous conversions; ADC and PWM modules can be synchronized • Two General Purpose Quad Timers with two external pins (or two GPIO) • Serial Communication Interface (SCI) with two pins (or two GPIO) • Four multiplexed General Purpose I/O (GPIO) pins |
Similar Part No. - DSP56F802TA80E |
|
Similar Description - DSP56F802TA80E |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |