Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT83SH38 Datasheet(PDF) 6 Page - Exar Corporation

Part # XRT83SH38
Description  8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
Download  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT83SH38 Datasheet(HTML) 6 Page - Exar Corporation

Back Button XRT83SH38 Datasheet HTML 2Page - Exar Corporation XRT83SH38 Datasheet HTML 3Page - Exar Corporation XRT83SH38 Datasheet HTML 4Page - Exar Corporation XRT83SH38 Datasheet HTML 5Page - Exar Corporation XRT83SH38 Datasheet HTML 6Page - Exar Corporation XRT83SH38 Datasheet HTML 7Page - Exar Corporation XRT83SH38 Datasheet HTML 8Page - Exar Corporation XRT83SH38 Datasheet HTML 9Page - Exar Corporation XRT83SH38 Datasheet HTML 10Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 78 page
background image
XRT83SH38
II
8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
REV. 1.0.7
TABLE 7: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG.................................................................................................................. 29
4.2 HDB3/B8ZS ENCODER .................................................................................................................................. 29
TABLE 8: EXAMPLES OF HDB3 ENCODING ............................................................................................................................................ 29
TABLE 9: EXAMPLES OF B8ZS ENCODING............................................................................................................................................. 29
4.3 TRANSMIT JITTER ATTENUATOR ............................................................................................................... 30
TABLE 10: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS......................................................................................... 30
4.4 TAOS (TRANSMIT ALL ONES) ...................................................................................................................... 30
FIGURE 19. TAOS (TRANSMIT ALL ONES) ............................................................................................................................................ 30
4.5 TRANSMIT DIAGNOSTIC FEATURES .......................................................................................................... 30
4.5.1 ATAOS (AUTOMATIC TRANSMIT ALL ONES)......................................................................................................... 31
FIGURE 20. SIMPLIFIED BLOCK DIAGRAM OF THE ATAOS FUNCTION ..................................................................................................... 31
4.5.2 QRSS GENERATION.................................................................................................................................................. 31
TABLE 11: RANDOM BIT SEQUENCE POLYNOMIALS................................................................................................................................31
4.5.3 T1 SHORT HAUL LINE BUILD OUT (LBO) ............................................................................................................... 31
TABLE 12: SHORT HAUL LINE BUILD OUT.............................................................................................................................................. 31
4.5.4 ARBITRARY PULSE GENERATOR FOR T1 AND E1............................................................................................... 32
FIGURE 21. ARBITRARY PULSE SEGMENT ASSIGNMENT ......................................................................................................................... 32
4.6 DMO (DIGITAL MONITOR OUTPUT) ............................................................................................................. 32
4.7 LINE TERMINATION (TTIP/TRING) ............................................................................................................... 33
FIGURE 22. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION ......................................................................................... 33
5.0 T1/E1 APPLICATIONS .........................................................................................................................34
5.1 LOOPBACK DIAGNOSTICS .......................................................................................................................... 34
5.1.1 LOCAL ANALOG LOOPBACK .................................................................................................................................. 34
FIGURE 23. SIMPLIFIED BLOCK DIAGRAM OF LOCAL ANALOG LOOPBACK................................................................................................ 34
5.1.2 REMOTE LOOPBACK ................................................................................................................................................ 34
FIGURE 24. SIMPLIFIED BLOCK DIAGRAM OF REMOTE LOOPBACK .......................................................................................................... 34
5.1.3 DIGITAL LOOPBACK ................................................................................................................................................. 35
FIGURE 25. SIMPLIFIED BLOCK DIAGRAM OF DIGITAL LOOPBACK ........................................................................................................... 35
5.1.4 DUAL LOOPBACK ..................................................................................................................................................... 35
FIGURE 26. SIMPLIFIED BLOCK DIAGRAM OF DUAL LOOPBACK ............................................................................................................... 35
5.2 LINE CARD REDUNDANCY ........................................................................................................................... 36
5.2.1 1:1 AND 1+1 REDUNDANCY WITHOUT RELAYS .................................................................................................... 36
5.2.2 TRANSMIT INTERFACE WITH 1:1 AND 1+1 REDUNDANCY .................................................................................. 36
FIGURE 27. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR 1:1 AND 1+1 REDUNDANCY ................................................ 36
5.2.3 RECEIVE INTERFACE WITH 1:1 AND 1+1 REDUNDANCY..................................................................................... 37
FIGURE 28. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR 1:1 AND 1+1 REDUNDANCY .................................................. 37
5.2.4 N+1 REDUNDANCY USING EXTERNAL RELAYS ................................................................................................... 38
5.2.5 TRANSMIT INTERFACE WITH N+1 REDUNDANCY ................................................................................................ 38
FIGURE 29. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR N+1 REDUNDANCY ............................................................ 38
5.2.6 RECEIVE INTERFACE WITH N+1 REDUNDANCY ................................................................................................... 39
FIGURE 30. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR N+1 REDUNDANCY .............................................................. 39
5.3 POWER FAILURE PROTECTION .................................................................................................................. 40
5.4 OVERVOLTAGE AND OVERCURRENT PROTECTION ............................................................................... 40
5.5 NON-INTRUSIVE MONITORING .................................................................................................................... 40
FIGURE 31. SIMPLIFIED BLOCK DIAGRAM OF A NON-INTRUSIVE MONITORING APPLICATION ..................................................................... 40
6.0 MICROPROCESSOR INTERFACE ......................................................................................................41
6.1 SERIAL MICROPROCESSOR INTERFACE BLOCK .................................................................................... 41
FIGURE 32. SIMPLIFIED BLOCK DIAGRAM OF THE SERIAL MICROPROCESSOR INTERFACE........................................................................ 41
6.1.1 SERIAL TIMING INFORMATION................................................................................................................................ 41
FIGURE 33. TIMING DIAGRAM FOR THE SERIAL MICROPROCESSOR INTERFACE ....................................................................................... 41
6.1.2 24-BIT SERIAL DATA INPUT DESCRITPTION ......................................................................................................... 42
6.1.3 ADDR[7:0] (SCLK1 - SCLK8)..................................................................................................................................... 42
6.1.4 R/W (SCLK9)............................................................................................................................................................... 42
6.1.5 DUMMY BITS (SCLK10 - SCLK16) ............................................................................................................................ 42
6.1.6 DATA[7:0] (SCLK17 - SCLK24) ................................................................................................................................. 42
6.1.7 8-BIT SERIAL DATA OUTPUT DESCRIPTION ......................................................................................................... 42
FIGURE 34. TIMING DIAGRAM FOR THE MICROPROCESSOR SERIAL INTERFACE ....................................................................................... 43
TABLE 13: MICROPROCESSOR SERIAL INTERFACE TIMINGS ( TA = 250C, VDD=3.3V± 5% AND LOAD = 10PF) ...................................... 43
6.2 PARALLEL MICROPROCESSOR INTERFACE BLOCK .............................................................................. 44
TABLE 14: SELECTING THE MICROPROCESSOR INTERFACE MODE .......................................................................................................... 44
FIGURE 35. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK ........................................................................ 44
6.3 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS ......................................................................... 45
TABLE 15: XRT83SH38 MICROPROCESSOR INTERFACE SIGNALS THAT EXHIBIT CONSTANT ROLES IN BOTH INTEL AND MOTOROLA MODES45
TABLE 16: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS........................................................................................................... 45
TABLE 17: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS ................................................................................................. 46


Similar Part No. - XRT83SH38

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT83SH38 EXAR-XRT83SH38 Datasheet
1Mb / 77P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SH38IB EXAR-XRT83SH38IB Datasheet
1Mb / 77P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
More results

Similar Description - XRT83SH38

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT83VSH38 EXAR-XRT83VSH38 Datasheet
1Mb / 76P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SH38 EXAR-XRT83SH38 Datasheet
1Mb / 77P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SL314 EXAR-XRT83SL314_05 Datasheet
1Mb / 83P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SL314 EXAR-XRT83SL314 Datasheet
569Kb / 85P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
logo
Renesas Technology Corp
IDT82P20416 RENESAS-IDT82P20416 Datasheet
1Mb / 122P
   16-Channel Short Haul T1/E1/J1 Line Interface Unit
December 17, 2009
IDT82V2048E RENESAS-IDT82V2048E Datasheet
2Mb / 77P
   OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
March 2009
logo
Integrated Device Techn...
IDT82V2044E IDT-IDT82V2044E Datasheet
1Mb / 73P
   QUAD CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
logo
Exar Corporation
XRT83VSH316 EXAR-XRT83VSH316_07 Datasheet
559Kb / 97P
   16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH316 EXAR-XRT83VSH316_15 Datasheet
1Mb / 98P
   16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SH314 EXAR-XRT83SH314 Datasheet
1Mb / 100P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com