Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT83SH314IB Datasheet(PDF) 4 Page - Exar Corporation

Part # XRT83SH314IB
Description  14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
Download  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT83SH314IB Datasheet(HTML) 4 Page - Exar Corporation

  XRT83SH314IB Datasheet HTML 1Page - Exar Corporation XRT83SH314IB Datasheet HTML 2Page - Exar Corporation XRT83SH314IB Datasheet HTML 3Page - Exar Corporation XRT83SH314IB Datasheet HTML 4Page - Exar Corporation XRT83SH314IB Datasheet HTML 5Page - Exar Corporation XRT83SH314IB Datasheet HTML 6Page - Exar Corporation XRT83SH314IB Datasheet HTML 7Page - Exar Corporation XRT83SH314IB Datasheet HTML 8Page - Exar Corporation XRT83SH314IB Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 101 page
background image
XRT83SH314
I
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
REV. 1.0.4
TABLE OF CONTENTS
GENERAL DESCRIPTION.............................................................................................................. 1
APPLICATIONS .......................................................................................................................................................... 1
FIGURE 1. BLOCK DIAGRAM OF THE XRT83SH314 ................................................................................................................................. 1
FEATURES
..................................................................................................................................................................... 1
PRODUCT ORDERING INFORMATION................................................................................................................................2
PIN OUT OF THE XRT83SH314..................................................................................................................................... 3
TABLE OF CONTENTS ............................................................................................................I
PIN DESCRIPTIONS (BY FUNCTION) ........................................................................................... 4
MICROPROCESSOR ........................................................................................................................................................ 4
RECEIVER SECTION ....................................................................................................................................................... 5
TRANSMITTER SECTION.................................................................................................................................................. 8
CONTROL FUNCTION.................................................................................................................................................... 10
CLOCK SECTION .......................................................................................................................................................... 10
JTAG SECTION ........................................................................................................................................................... 10
POWER AND GROUND .................................................................................................................................................. 11
NO CONNECTS ............................................................................................................................................................ 13
1.0 CLOCK SYNTHESIZER .......................................................................................................................14
TABLE 1: INPUT CLOCK SOURCE SELECT .............................................................................................................................................. 14
FIGURE 2. SIMPLIFIED BLOCK DIAGRAM OF THE CLOCK SYNTHESIZER................................................................................................... 15
1.1 ALL T1/E1 MODE ........................................................................................................................................... 15
2.0 RECEIVE PATH LINE INTERFACE .....................................................................................................15
FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH ............................................................................................................ 15
2.1 LINE TERMINATION (RTIP/RRING) .............................................................................................................. 16
2.1.1 CASE 1: INTERNAL TERMINATION.......................................................................................................................... 16
TABLE 2: SELECTING THE INTERNAL IMPEDANCE.................................................................................................................................... 16
FIGURE 4. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION .......................................................................................... 16
2.1.2 CASE 2: INTERNAL TERMINATION WITH ONE EXTERNAL FIXED RESISTOR FOR ALL MODES..................... 17
TABLE 3: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.................................................................................................... 17
FIGURE 5. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.............................................................................. 17
2.2 CLOCK AND DATA RECOVERY ................................................................................................................... 18
FIGURE 6. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK..................................................................................................... 18
FIGURE 7. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK................................................................................................... 18
TABLE 4: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG.................................................................................................................19
2.2.1 RECEIVE SENSITIVITY .............................................................................................................................................. 19
FIGURE 8. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY .............................................................................................. 19
2.2.2 INTERFERENCE MARGIN ......................................................................................................................................... 20
FIGURE 9. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN........................................................................................... 20
2.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION ........................................................................ 20
FIGURE 10. INTERRUPT GENERATION PROCESS BLOCK ......................................................................................................................... 21
FIGURE 11. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1................................................................................................................ 22
TABLE 5: ANALOG RLOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1 ............................................................................................. 22
2.3 JITTER ATTENUATOR ................................................................................................................................... 23
2.4 HDB3/B8ZS DECODER .................................................................................................................................. 23
2.5 RPOS/RNEG/RCLK ........................................................................................................................................ 24
FIGURE 12. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN ......................................................................................... 24
FIGURE 13. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN ............................................................................................ 24
2.6 RXMUTE (RECEIVER LOS WITH DATA MUTING) ....................................................................................... 24
FIGURE 14. SIMPLIFIED BLOCK DIAGRAM OF THE RXMUTE FUNCTION................................................................................................... 24
3.0 TRANSMIT PATH LINE INTERFACE ..................................................................................................25
FIGURE 15. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH ......................................................................................................... 25
3.1 TCLK/TPOS/TNEG DIGITAL INPUTS ............................................................................................................ 25
FIGURE 16. TRANSMIT DATA SAMPLED ON FALLING EDGE OF TCLK ...................................................................................................... 25
FIGURE 17. TRANSMIT DATA SAMPLED ON RISING EDGE OF TCLK ........................................................................................................ 26
TABLE 6: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG.................................................................................................................. 26
3.2 HDB3/B8ZS ENCODER .................................................................................................................................. 26
TABLE 7: EXAMPLES OF HDB3 ENCODING ............................................................................................................................................ 26
TABLE 8: EXAMPLES OF B8ZS ENCODING............................................................................................................................................. 27
3.3 JITTER ATTENUATOR ................................................................................................................................... 27
TABLE 9: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS........................................................................................... 27
3.4 TAOS (TRANSMIT ALL ONES) ...................................................................................................................... 27


Similar Part No. - XRT83SH314IB

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT83SH314IB EXAR-XRT83SH314IB Datasheet
1Mb / 100P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
More results

Similar Description - XRT83SH314IB

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT83SL314 EXAR-XRT83SL314_05 Datasheet
1Mb / 83P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SL314 EXAR-XRT83SL314 Datasheet
569Kb / 85P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SH314 EXAR-XRT83SH314 Datasheet
1Mb / 100P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH314 EXAR-XRT83VSH314 Datasheet
1Mb / 80P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83L314 EXAR-XRT83L314 Datasheet
1Mb / 84P
   14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH38 EXAR-XRT83VSH38 Datasheet
1Mb / 76P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
logo
Renesas Technology Corp
IDT82P20416 RENESAS-IDT82P20416 Datasheet
1Mb / 122P
   16-Channel Short Haul T1/E1/J1 Line Interface Unit
December 17, 2009
IDT82V2048E RENESAS-IDT82V2048E Datasheet
2Mb / 77P
   OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
March 2009
logo
Integrated Device Techn...
IDT82V2044E IDT-IDT82V2044E Datasheet
1Mb / 73P
   QUAD CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
logo
Exar Corporation
XRT83SH38_0609 EXAR-XRT83SH38_0609 Datasheet
1Mb / 78P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com