Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT83VSH314IB Datasheet(PDF) 5 Page - Exar Corporation

Part # XRT83VSH314IB
Description  14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
Download  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT83VSH314IB Datasheet(HTML) 5 Page - Exar Corporation

  XRT83VSH314IB Datasheet HTML 1Page - Exar Corporation XRT83VSH314IB Datasheet HTML 2Page - Exar Corporation XRT83VSH314IB Datasheet HTML 3Page - Exar Corporation XRT83VSH314IB Datasheet HTML 4Page - Exar Corporation XRT83VSH314IB Datasheet HTML 5Page - Exar Corporation XRT83VSH314IB Datasheet HTML 6Page - Exar Corporation XRT83VSH314IB Datasheet HTML 7Page - Exar Corporation XRT83VSH314IB Datasheet HTML 8Page - Exar Corporation XRT83VSH314IB Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 80 page
background image
XRT83VSH314
II
REV. 1.0.1
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
4.5.2 QRSS/PRBS GENERATION....................................................................................................................................... 28
TABLE 9: RANDOM BIT SEQUENCE POLYNOMIALS ........................................................................................................................... 28
4.6 TRANSMIT PULSE SHAPER AND FILTER ................................................................................................... 28
4.6.1 T1 SHORT HAUL LINE BUILD OUT (LBO) ............................................................................................................... 28
TABLE 10: SHORT HAUL LINE BUILD OUT ....................................................................................................................................... 28
4.6.2 ARBITRARY PULSE GENERATOR FOR T1 AND E1............................................................................................... 29
FIGURE 18. ARBITRARY PULSE SEGMENT ASSIGNMENT .................................................................................................................. 29
4.6.3 SETTING REGISTERS TO SELECT AN ARIBTRARY PULSE ................................................................................. 29
TABLE 11: TYPICAL ROM VALUES.................................................................................................................................................. 30
4.7 DMO (DIGITAL MONITOR OUTPUT) ............................................................................................................. 30
4.8 LINE TERMINATION (TTIP/TRING) ............................................................................................................... 30
FIGURE 19. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION ................................................................................... 30
5.0 T1/E1 APPLICATIONS ........................................................................................................................ 31
5.1 LOOPBACK DIAGNOSTICS .......................................................................................................................... 31
5.1.1 LOCAL ANALOG LOOPBACK .................................................................................................................................. 31
FIGURE 20. SIMPLIFIED BLOCK DIAGRAM OF LOCAL ANALOG LOOPBACK ......................................................................................... 31
5.1.2 REMOTE LOOPBACK ................................................................................................................................................ 31
FIGURE 21. SIMPLIFIED BLOCK DIAGRAM OF REMOTE LOOPBACK.................................................................................................... 31
5.1.3 DIGITAL LOOPBACK ................................................................................................................................................. 32
FIGURE 22. SIMPLIFIED BLOCK DIAGRAM OF DIGITAL LOOPBACK ..................................................................................................... 32
5.1.4 DUAL LOOPBACK ..................................................................................................................................................... 32
FIGURE 23. SIMPLIFIED BLOCK DIAGRAM OF DUAL LOOPBACK ........................................................................................................ 32
5.2 84-CHANNEL T1/E1 MULTIPLEXER/MAPPER APPLICATIONS ................................................................. 33
FIGURE 24. SIMPLIFIED BLOCK DIAGRAM OF AN 84-CHANNEL APPLICATION ..................................................................................... 33
TABLE 12: CHIP SELECT ASSIGNMENTS.......................................................................................................................................... 33
5.3 LINE CARD REDUNDANCY .......................................................................................................................... 34
5.3.1 1:1 AND 1+1 REDUNDANCY WITHOUT RELAYS .................................................................................................... 34
5.3.2 TRANSMIT INTERFACE WITH 1:1 AND 1+1 REDUNDANCY .................................................................................. 34
FIGURE 25. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR 1:1 AND 1+1 REDUNDANCY ......................................... 34
5.3.3 RECEIVE INTERFACE WITH 1:1 AND 1+1 REDUNDANCY..................................................................................... 34
FIGURE 26. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR 1:1 AND 1+1 REDUNDANCY ........................................... 35
5.3.4 N+1 REDUNDANCY USING EXTERNAL RELAYS ................................................................................................... 35
5.3.5 TRANSMIT INTERFACE WITH N+1 REDUNDANCY ................................................................................................ 36
FIGURE 27. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR N+1 REDUNDANCY...................................................... 36
5.3.6 RECEIVE INTERFACE WITH N+1 REDUNDANCY ................................................................................................... 37
FIGURE 28. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR N+1 REDUNDANCY........................................................ 37
5.4 POWER FAILURE PROTECTION .................................................................................................................. 38
5.5 OVERVOLTAGE AND OVERCURRENT PROTECTION ............................................................................... 38
5.6 NON-INTRUSIVE MONITORING .................................................................................................................... 38
FIGURE 29. SIMPLIFIED BLOCK DIAGRAM OF A NON-INTRUSIVE MONITORING APPLICATION .............................................................. 38
5.7 ANALOG BOARD CONTINUITY CHECK ...................................................................................................... 39
FIGURE 30. ATP TESTING BLOCK DIAGRAM..................................................................................................................................... 39
FIGURE 31. TIMING DIAGRAM FOR ATP TESTING ........................................................................................................................... 39
5.7.1 TRANSMITTER TTIP AND TRING TESTING............................................................................................................. 39
5.7.2 RECEIVER RTIP AND RRING .................................................................................................................................... 40
6.0 MICROPROCESSOR INTERFACE BLOCK ....................................................................................... 41
TABLE 13: SELECTING THE MICROPROCESSOR INTERFACE MODE ................................................................................................... 41
FIGURE 32. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK.................................................................. 41
6.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS ......................................................................... 42
TABLE 14: XRT84SH314S MICROPROCESSOR INTERFACE SIGNALS COMMON TO BOTH INTEL AND MOTOROLA MODES.................... 42
TABLE 15: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS .................................................................................................... 42
TABLE 16: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS ........................................................................................... 43
6.2 INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS) .............................................................. 44
FIGURE 33. INTEL µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS............................................ 45
TABLE 17: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS........................................................................................ 45
6.3 MPC86X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) ............................................................. 46
FIGURE 34. MOTOROLA MPC86X µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS.................... 47
TABLE 18: MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS................................................................ 47
FIGURE 35. MOTOROLA 68K µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS............................ 48
TABLE 19: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS........................................................................ 48
7.0 REGISTER DESCRIPTIONS ............................................................................................................... 49
TABLE 20: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) ................................................................................................... 49
TABLE 21: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION ................................................................................................... 49
TABLE 22: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION ..................................................................................................... 50


Similar Part No. - XRT83VSH314IB

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT83VSH316 EXAR-XRT83VSH316 Datasheet
563Kb / 96P
   16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH316 EXAR-XRT83VSH316 Datasheet
559Kb / 97P
   16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH316 EXAR-XRT83VSH316 Datasheet
1Mb / 98P
   16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH316IB EXAR-XRT83VSH316IB Datasheet
563Kb / 96P
   16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH316IB EXAR-XRT83VSH316IB Datasheet
559Kb / 97P
   16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
More results

Similar Description - XRT83VSH314IB

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT83SL314 EXAR-XRT83SL314_05 Datasheet
1Mb / 83P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SL314 EXAR-XRT83SL314 Datasheet
569Kb / 85P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SH314 EXAR-XRT83SH314 Datasheet
1Mb / 100P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SH314_0610 EXAR-XRT83SH314_0610 Datasheet
1Mb / 101P
   14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
XRT83L314 EXAR-XRT83L314 Datasheet
1Mb / 84P
   14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH38 EXAR-XRT83VSH38 Datasheet
1Mb / 76P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
logo
Renesas Technology Corp
IDT82P20416 RENESAS-IDT82P20416 Datasheet
1Mb / 122P
   16-Channel Short Haul T1/E1/J1 Line Interface Unit
December 17, 2009
IDT82V2048E RENESAS-IDT82V2048E Datasheet
2Mb / 77P
   OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
March 2009
logo
Integrated Device Techn...
IDT82V2044E IDT-IDT82V2044E Datasheet
1Mb / 73P
   QUAD CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
logo
Exar Corporation
XRT83SH38_0609 EXAR-XRT83SH38_0609 Datasheet
1Mb / 78P
   8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com