Electronic Components Datasheet Search |
|
XRT94L33IB Datasheet(PDF) 10 Page - Exar Corporation |
|
XRT94L33IB Datasheet(HTML) 10 Page - Exar Corporation |
10 / 465 page XRT94L33 xr Rev.1.2.0. 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET 10 PIN # SIGNAL NAME I/O SIGNAL TYPE DESCRIPTION T2 RXLDAT_N I LVPECL Receive STS-3/STM-1 Data – Negative Polarity PECL Input: This input pin, along with RXLDAT_P functions as the Recovered Data Input, from the Optical Transceiver or as the Receive Data Input from the system back-plane. Note: For APS (Automatic Protection Switching) purposes, this input pin, along with “RXLDAT_P” functions as the “Primary Receive STS-3/STM-1 Data Input Port” U2 RXLDAT_R_P I LVPECL Receive STS-3/STM-1 Data – Positive Polarity PECL Input – Redundant Port: This input pin, along with “RXLDAT_R_N” functions as the Recovered Data Input, from the Optical Transceiver or as the Receive Data Input from the system back-plane. Note: For APS (Automatic Protection Switching) purposes, this input pin, along with “RXLDAT_R_N” functions as the “Redundant Receive STS-3/STM-1 Data Input Port”. U1 RXLDAT_R_N I LVPECL Receive STS-3/STM-1 Data – Negative Polarity PECL Input – Redundant Port: This input pin, along with “RXLDAT_R_P” functions as the Recovered Data Input, from the Optical Transceiver or as the Receive Data Input from the system back-plane. Note: For APS (Automatic Protection Switching) purposes, this input pin, along with “RXLDAT_R_N” functions as the “Redundant Receive STS-3/STM-1 Data Input Port”. AE27 RXCLK_19MHZ O CMOS 19.44MHz Recovered Output Clock: This pin outputs a 19.44MHz clock signal that has been derived from the incoming STS-3/STM-1 line signal (via the Receive STS-3/STM-1 Clock and Data Recovery PLL). If the user wishes to operate the STS-3/STM-1 Interface in the “loop-timing” mode, then the user should route this particular signal through a “narrow-band” PLL (in order to attenuate any jitter within this signal) prior to routing it to the REFTTL input pin. P3 REFCLK_P I LVPECL Transmit Reference Clock – Positive Polarity PECL Input: This input pin, along with “REFCLK_N” and “REFTTL” can be configured to function as the timing source for the STS-3/STM-1 Transmit Interface Block. If the user configures these two input pins to function as the timing source, then the user must apply a 155.52MHz clock signal, in the form of a PECL signal to these input pins. The user can configure these two inputs to function as the timing source by writing the appropriate data into the “Transmit Line Interface Control Register “ (Address Location = 0x0383) Note: Users should set this pin to “1” if “REFTTL” clock input is used |
Similar Part No. - XRT94L33IB |
|
Similar Description - XRT94L33IB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |