Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT86SH221IB Datasheet(PDF) 6 Page - Exar Corporation

Part # XRT86SH221IB
Description  SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
Download  353 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT86SH221IB Datasheet(HTML) 6 Page - Exar Corporation

Back Button XRT86SH221IB Datasheet HTML 2Page - Exar Corporation XRT86SH221IB Datasheet HTML 3Page - Exar Corporation XRT86SH221IB Datasheet HTML 4Page - Exar Corporation XRT86SH221IB Datasheet HTML 5Page - Exar Corporation XRT86SH221IB Datasheet HTML 6Page - Exar Corporation XRT86SH221IB Datasheet HTML 7Page - Exar Corporation XRT86SH221IB Datasheet HTML 8Page - Exar Corporation XRT86SH221IB Datasheet HTML 9Page - Exar Corporation XRT86SH221IB Datasheet HTML 10Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 353 page
background image
XRT86SH221
PRELIMINARY
III
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
REV. P1.0.5
FIGURE 47. TAOS (TRANSMIT ALL ONES) ...................................................................................................................................... 99
5.1.3 ATAOS (AUTOMATIC TRANSMIT ALL ONES)........................................................................................................... 99
FIGURE 48. SIMPLIFIED BLOCK DIAGRAM OF THE ATAOS FUNCTION............................................................................................... 99
5.1.4 QRSS/PRBS GENERATION....................................................................................................................................... 100
5.1.5 TRANSMIT PULSE SHAPER AND FILTER ............................................................................................................... 100
5.1.6 DMO (DIGITAL MONITOR OUTPUT) ......................................................................................................................... 100
5.2 LINE TERMINATION (TTIP/TRING) ................................................................................................................ 100
FIGURE 49. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION ................................................................................. 100
5.3 RECEIVE PATH LINE INTERFACE ................................................................................................................ 101
FIGURE 50. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH .................................................................................................. 101
5.3.1 LINE TERMINATION (RTIP/RRING)........................................................................................................................... 101
FIGURE 51. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION ................................................................................ 101
5.3.2 CLOCK AND DATA RECOVERY .............................................................................................................................. 102
FIGURE 52. RECOVERED LINE CLOCK PLL TIMING........................................................................................................................ 102
5.3.3 RECOVERED LINE CLOCK OUTPUTS ..................................................................................................................... 102
FIGURE 53. REF_REC[1:0] RECOVERED LINE CLOCK SELECTION TO OUTPUT PINS ..................................................................... 102
5.3.4 RLOS (RECEIVER LOSS OF SIGNAL)...................................................................................................................... 103
5.3.5 EXLOS (EXTENDED LOSS OF SIGNAL) .................................................................................................................. 103
5.3.6 JITTER ATTENUATOR ............................................................................................................................................... 103
5.3.7 RXMUTE (RECEIVER LOS WITH DATA MUTING) ................................................................................................... 103
FIGURE 54. SIMPLIFIED BLOCK DIAGRAM OF THE RXMUTE FUNCTION .......................................................................................... 103
6.0 MEMORY AND REGISTER MAP......................................................................................................... 104
6.1 MEMORY MAPPED I/O ADDRESSING .......................................................................................................... 104
TABLE 15: CHANNEL MAPPING SCHEME ....................................................................................................................................... 104
6.2 OVERVIEW OF CONTROL REGISTERS........................................................................................................ 104
TABLE 16: MEMORY MAP - E1 FRAMERS ...................................................................................................................................... 104
6.3 SDH OPERATION CONTROL REGISTER DESCRIPTIONS.......................................................................... 105
TABLE 17: INTERRUPT TYPE SELECT (ITS 0X0001H) ................................................................................................................... 105
TABLE 18: RECEIVE STM CLOCK DETECT (RSTMCD 0X0003H) ................................................................................................. 105
TABLE 19: DEVICE ID REGISTER (DEVID 0X0004H) .................................................................................................................... 106
TABLE 20: REVISION ID REGISTER (REVID 0X0005H) ................................................................................................................. 106
TABLE 21: TELECOM BUS PARITY ENABLE (TBPE 0X000BH) ....................................................................................................... 106
TABLE 22: TELECOM BUS PARITY ERROR ENABLE (TBPEE 0X000FH) ......................................................................................... 107
TABLE 23: OPERATION BLOCK INTERRUPT REGISTER 1 (OPIR1 0X0012H) ................................................................................... 107
TABLE 24: OPERATION BLOCK INTERRUPT REGISTER BYTE 0 (OPIR0 0X0013H) .......................................................................... 108
TABLE 25: OPERATION BLOCK INTERRUPT ENABLE REGISTER BYTE 1 (OPIER1 0X0016H) ........................................................... 109
TABLE 26: OPERATION BLOCK INTERRUPT ENABLE REGISTER BYTE 0 (OPIER0 0X0017H) ........................................................... 110
TABLE 27: DE-SYNC AND AU3 MAPPING CONTROL (DSAU3MC 0X001BH) .................................................................................. 110
TABLE 28: SDH LOOP BACK SELECT (SDHLBS 0X001FH) .......................................................................................................... 111
TABLE 29: HIGH BYTE FRAME BOUNDARY LATENCY (HBFBL 0X0034H) ........................................................................................ 111
TABLE 30: LOW BYTE FRAME BOUNDARY LATENCY (LBFBL 0X0035H) ......................................................................................... 111
TABLE 31: TELECOM BUS CONTROL 1 (TBC1 0X0036H) .............................................................................................................. 112
TABLE 32: TELECOM BUS CONTROL 0 (TBC0 0X0037H) .............................................................................................................. 113
TABLE 33: GENERAL PURPOSE INPUT/OUTPUT (GPIO 0X0047H) .................................................................................................. 114
TABLE 34: GENERAL PURPOSE INPUT/OUTPUT DIRECTION (GPIOD 0X004BH) ............................................................................. 114
TABLE 35: RECOVERED LINE CLOCK REFERENCE 1 (RLCR1 0X004DH) ....................................................................................... 114
TABLE 36: RECOVERED LINE CLOCK REFERENCE 0 (RLCR0 0X004EH) ....................................................................................... 114
TABLE 37: RECOVERED LINE CLOCK SELECT FOR RCLK_REC1 AND RCLK_REC0 HARDWARE PINS .......................................... 115
TABLE 38: CHANNEL INTERRUPT INDICATION REGISTER 11 (CHIIR11 0X0054H) ........................................................................... 116
TABLE 39: CHANNEL INTERRUPT INDICATION REGISTER 10 (CHIIR10 0X0055H) ........................................................................... 116
TABLE 40: CHANNEL INTERRUPT INDICATION REGISTER 9 (CHIIR9 0X0056H) ............................................................................... 116
TABLE 41: CHANNEL INTERRUPT INDICATION REGISTER 8 (CHIIR8 0X0057H) ............................................................................... 116
TABLE 42: CHANNEL INTERRUPT INDICATION REGISTER 7 (CHIIR7 0X0058H) ............................................................................... 117
TABLE 43: CHANNEL INTERRUPT INDICATION REGISTER 6 (CHIIR6 0X0059H) ............................................................................... 117
TABLE 44: CHANNEL INTERRUPT INDICATION REGISTER 5 (CHIIR5 0X005AH) ............................................................................... 117
TABLE 45: CHANNEL INTERRUPT INDICATION REGISTER 4 (CHIIR4 0X005BH) ............................................................................... 117
TABLE 46: CHANNEL INTERRUPT INDICATION REGISTER 3 (CHIIR3 0X005CH) ............................................................................... 118
TABLE 47: CHANNEL INTERRUPT INDICATION REGISTER 2 (CHIIR2 0X005DH) ............................................................................... 118
TABLE 48: CHANNEL INTERRUPT INDICATION REGISTER 1 (CHIIR1 0X005EH) ............................................................................... 118
TABLE 49: CHANNEL INTERRUPT INDICATION REGISTER 0 (CHIIR0 0X005FH) ............................................................................... 118
6.4 RECEIVE TRANSPORT OVERHEAD OPERATION CONTROL REGISTER DESCRIPTIONS..................... 119
TABLE 50: RECEIVE STM-0/STM-1 TRANSPORT CONTROL REGISTER 1 (RTCR1 = 0X0202) ........................................................ 119
TABLE 51: RECEIVE STM-0/STM-1 TRANSPORT CONTROL REGISTER 0 (RTCR0 = 0X0203) ....................................................... 119
TABLE 52: RECEIVE STM-0/STM-1 TRANSPORT STATUS REGISTER 1 (RTSR1 = 0X0206) ........................................................... 121
TABLE 53: RECEIVE STM-0/STM-1 TRANSPORT STATUS REGISTER 0 (RTSR0 = 0X0207) .......................................................... 122
TABLE 54: RECEIVE STM-0/STM-1 TRANSPORT INTERRUPT STATUS REGISTER 2 (RTISR2 = 0X0209) ........................................ 124


Similar Part No. - XRT86SH221IB

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT86SH221IB EXAR-XRT86SH221IB Datasheet
2Mb / 357P
   SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
More results

Similar Description - XRT86SH221IB

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT86SH221 EXAR-XRT86SH221_08 Datasheet
2Mb / 357P
   SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
XRT86SH328 EXAR-XRT86SH328 Datasheet
1Mb / 96P
   INTEGRATED 28-CHANNEL T1/E1 LIU/FRAMER, VT/TU MAPPER AND M13 MULTIPLEXER
XRT86SH328 EXAR-XRT86SH328_07 Datasheet
7Mb / 339P
   28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET
logo
List of Unclassifed Man...
CP1181 ETC-CP1181 Datasheet
148Kb / 3P
   21 Channel E1/T1 Mapper
Rev1.0 March, 2005
logo
Exar Corporation
XRT86SH328 EXAR-XRT86SH328_2 Datasheet
1Mb / 159P
   SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC
logo
PMC-Sierra, Inc
PM8310 PMC-PM8310 Datasheet
267Kb / 2P
   TEMUX 336 High Density T1/E1 Framer, VT/TU Mapper & M13 Mux with Integrated SONET/SDH Framers
logo
Exar Corporation
XRT86SH328 EXAR-XRT86SH328_1 Datasheet
546Kb / 129P
   VOYAGER - E1 FRAMER LIU REGISTER DESCRIPTION
logo
PMC-Sierra, Inc
PM8311 PMC-PM8311 Datasheet
232Kb / 2P
   TEMUX 168 High Density T1/E1 Framer, VT/TU Mapper & M13 Mux with Integrated SONET/SDH Framers
logo
Exar Corporation
XRT86VX38A EXAR-XRT86VX38A Datasheet
731Kb / 191P
   8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
XRT86VX38 EXAR-XRT86VX38 Datasheet
1Mb / 185P
   8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com