Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT91L80_0507 Datasheet(PDF) 4 Page - Exar Corporation

Part # XRT91L80_0507
Description  2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
Download  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT91L80_0507 Datasheet(HTML) 4 Page - Exar Corporation

  XRT91L80_0507 Datasheet HTML 1Page - Exar Corporation XRT91L80_0507 Datasheet HTML 2Page - Exar Corporation XRT91L80_0507 Datasheet HTML 3Page - Exar Corporation XRT91L80_0507 Datasheet HTML 4Page - Exar Corporation XRT91L80_0507 Datasheet HTML 5Page - Exar Corporation XRT91L80_0507 Datasheet HTML 6Page - Exar Corporation XRT91L80_0507 Datasheet HTML 7Page - Exar Corporation XRT91L80_0507 Datasheet HTML 8Page - Exar Corporation XRT91L80_0507 Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 45 page
background image
XRT91L80
PRELIMINARY
xr
xr
xr
xr
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
REV. P1.1.0
I
TABLE OF CONTENTS
GENERAL DESCRIPTION .................................................................................................1
APPLICATIONS ...........................................................................................................................................1
FIGURE 1. BLOCK DIAGRAM OF XRT91L80 ...................................................................................................................................... 1
FEATURES
......................................................................................................................................................2
PRODUCT ORDERING INFORMATION ..................................................................................................2
FIGURE 2. 196 BGA PINOUT OF THE XRT91L80 (TOP VIEW).......................................................................................................... 3
TABLE OF CONTENTS ............................................................................................................ I
PIN DESCRIPTIONS ..........................................................................................................4
SERIAL MICROPROCESSOR INTERFACE............................................................................................................4
HARDWARE COMMON CONTROL ......................................................................................................................5
TRANSMITTER SECTION ..................................................................................................................................6
RECEIVER SECTION
.........................................................................................................................................9
POWER AND GROUND ..................................................................................................................................10
NO CONNECTS.............................................................................................................................................11
JTAG ..........................................................................................................................................................12
1.0 FUNCTIONAL DESCRIPTION .............................................................................................................13
1.1 HARDWARE MODE VS. HOST MODE .......................................................................................................... 13
1.2 CLOCK INPUT REFERENCE ......................................................................................................................... 13
TABLE 1: REFERENCE FREQUENCY OPTIONS (NON-FEC AND FEC MODE) ...................................................................................... 13
1.3 FORWARD ERROR CORRECTION (FEC) .................................................................................................... 13
FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF FORWARD ERROR CORRECTION .................................................................................... 13
2.0 RECEIVE SECTION .............................................................................................................................14
2.1 RECEIVE SERIAL INPUT ............................................................................................................................... 14
FIGURE 4. RECEIVE SERIAL INPUT INTERFACE BLOCK ..................................................................................................................... 14
TABLE 2: DIFFERENTIAL CML INPUT SWING PARAMETERS .............................................................................................................. 14
2.2 RECEIVE CLOCK AND DATA RECOVERY .................................................................................................. 15
TABLE 3: CLOCK AND DATA RECOVERY UNIT PERFORMANCE .......................................................................................................... 15
2.3 EXTERNAL SIGNAL DETECTION ................................................................................................................. 15
TABLE 4: LOSD DECLARATION POLARITY SETTING ......................................................................................................................... 16
2.4 RECEIVE SERIAL INPUT TO PARALLEL OUTPUT (SIPO) ......................................................................... 16
FIGURE 5. SIMPLIFIED BLOCK DIAGRAM OF SIPO ........................................................................................................................... 16
2.5 RECEIVE PARALLEL OUTPUT INTERFACE ............................................................................................... 16
FIGURE 6. RECEIVE PARALLEL OUTPUT INTERFACE BLOCK ............................................................................................................. 16
2.6 RECEIVE PARALLEL INTERFACE LVDS OPERATION .............................................................................. 17
FIGURE 7. LVDS EXTERNAL BIASING RESISTORS............................................................................................................................. 17
2.7 PARALLEL RECEIVE DATA OUTPUT MUTE UPON LOSD ........................................................................ 17
2.8 PARALLEL RECEIVE DATA OUTPUT DISABLE ......................................................................................... 17
2.9 RECEIVE PARALLEL DATA OUTPUT TIMING ............................................................................................ 17
FIGURE 8. RECEIVE PARALLEL OUTPUT TIMING .............................................................................................................................. 17
TABLE 5: RECEIVE PARALLEL DATA AND CLOCK OUTPUT TIMING SPECIFICATIONS ........................................................................... 17
3.0 TRANSMIT SECTION ..........................................................................................................................18
3.1 TRANSMIT PARALLEL INPUT INTERFACE ................................................................................................. 18
FIGURE 9. TRANSMIT PARALLEL INPUT INTERFACE BLOCK ............................................................................................................... 18
3.2 TRANSMIT PARALLEL DATA INPUT TIMING .............................................................................................. 19
FIGURE 10. TRANSMIT PARALLEL INPUT TIMING .............................................................................................................................. 19
TABLE 6: TRANSMIT PARALLEL DATA AND CLOCK INPUT TIMING SPECIFICATION............................................................................... 19
TABLE 7: TRANSMIT PARALLEL CLOCK OUTPUT TIMING SPECIFICATION ........................................................................................... 19
3.3 TRANSMIT FIFO ............................................................................................................................................. 19
FIGURE 11. TRANSMIT FIFO AND SYSTEM INTERFACE .................................................................................................................... 20
3.4 FIFO CALIBRATION UPON POWER UP ....................................................................................................... 20
3.5 TRANSMIT PARALLEL INPUT TO SERIAL OUTPUT (PISO) ...................................................................... 20
FIGURE 12. SIMPLIFIED BLOCK DIAGRAM OF PISO ......................................................................................................................... 20
3.6 CLOCK MULTIPLIER UNIT (CMU) AND RE-TIMER ..................................................................................... 21
TABLE 8: CLOCK MULTIPLIER UNIT PERFORMANCE ......................................................................................................................... 21
3.7 LOOP TIMING AND CLOCK CONTROL ........................................................................................................ 21
TABLE 9: LOOP TIMING AND REFERENCE DE-JITTER CONFIGURATIONS .............................................................................................. 22
FIGURE 13. LOOP TIMING MODE USING AN EXTERNAL CLEANUP VCXO .......................................................................................... 22
3.8 EXTERNAL LOOP FILTER ............................................................................................................................. 23


Similar Part No. - XRT91L80_0507

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT91L80IB EXAR-XRT91L80IB Datasheet
271Kb / 41P
   2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
More results

Similar Description - XRT91L80_0507

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT91L82 EXAR-XRT91L82 Datasheet
391Kb / 59P
   2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80 EXAR-XRT91L80 Datasheet
271Kb / 41P
   2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L81 EXAR-XRT91L81 Datasheet
264Kb / 40P
   2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
logo
Applied Micro Circuits ...
CS4805 AMCC-CS4805 Datasheet
90Kb / 3P
   SONET/SDH STS-48/STM-16 Framer/Pointer Processor
logo
Silicon Laboratories
SI5110 SILABS-SI5110 Datasheet
415Kb / 26P
   SiPHY??OC-48/STM-16 SONET/SDH TRANSCEIVER
SI5100 SILABS-SI5100 Datasheet
495Kb / 40P
   SiPHY??OC-48/STM-16 SONET/SDH TRANSCEIVER
logo
Vitesse Semiconductor C...
VSC8151 VITESSE-VSC8151 Datasheet
471Kb / 30P
   2.488Gb/s SONET/SDH STS-48/STM-16 Section Terminator
logo
Exar Corporation
XRT91L31 EXAR-XRT91L31 Datasheet
339Kb / 41P
   STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30 EXAR-XRT91L30 Datasheet
367Kb / 40P
   STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L31IQ-F EXAR-XRT91L31IQ-F Datasheet
832Kb / 41P
   STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com