Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT7295AE Datasheet(PDF) 9 Page - Exar Corporation

Part # XRT7295AE
Description  E3 (34.368Mbps) Integrated line Receiver
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT7295AE Datasheet(HTML) 9 Page - Exar Corporation

Back Button XRT7295AE_03 Datasheet HTML 5Page - Exar Corporation XRT7295AE_03 Datasheet HTML 6Page - Exar Corporation XRT7295AE_03 Datasheet HTML 7Page - Exar Corporation XRT7295AE_03 Datasheet HTML 8Page - Exar Corporation XRT7295AE_03 Datasheet HTML 9Page - Exar Corporation XRT7295AE_03 Datasheet HTML 10Page - Exar Corporation XRT7295AE_03 Datasheet HTML 11Page - Exar Corporation XRT7295AE_03 Datasheet HTML 12Page - Exar Corporation XRT7295AE_03 Datasheet HTML 13Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 15 page
background image
XRT7295AE
9
Rev. 2.0.0
False-Lock Immunity
False-lock is defined as the condition where a PLL
recovered clock obtains stable phase-lock at a fre-
quency not equal to the incoming data rate. The
XRT7295AE uses a combination frequency/phase-
lock architecture to prevent false-lock. An on-chip
frequency comparator continuously compares the
EXCLK reference to the PLL clock. If the frequency
difference between the EXCLK and PLL clock exceeds
approximately +/-0.5% of EXCLK, correction circuitry
acts to force the reacquisition of the proper frequency
and phase.
Acquisition Time
If a valid input signal is assumed to be already present
at RIN, the maximum time between the application of
device power and error-free operation is 20ms. If power
has already been applied, the interval between the
application of valid data and error-free operation is 4ns.
Loss-of-Lock Indication
As previously stated, the PLL acquisition aid circuitry
monitors the PLL clock frequency relative to the
EXCLK frequency.
The acquisition circuit also monitors the resumed data
to detect possible phase-lock which is 180° out of a
normal phase alignment. The RLOL alarm is activated
if either or both of the following conditions exist:
- The difference between the PLL clock and the
EXCLK frequency exceeds approximately +/-
0.5%.
- The retimed data is 180° out of a normal phase
alignment.
A high RLOL output indicates that the acquisition
circuit is working to bring the PLL into proper frequency
lock. RLOL remains high until frequency lock has
occurred; however, the minimum RLOL pulse width is
32 clock cycles.
Loss-of-Signal Detection
Figure 1 shows that analog and digital methods of loss-
of-signal (LOS) detection are combined to create the
RLOS alarm output. RLOS is set if either the analog or
digital detection circuitry indicates LOS has occurred.
Analog Detection
The analog LOS detector monitors the peak input
signal amplitude. RLOS makes a high-to-low transition
(input signal regained) when the input signal amplitude
exceeds the loss-of-signal threshold defined in Table
4. The RLOS low-to-high transition (input signal loss)
occurs at a level typically 1.0dB below the high-to-low
transition level. The hysteresis prevents RLOS chat-
tering. Once set, the RLOS alarm remains high for at
least 32 clock cycles, allowing for system detection of
a LOS condition without the use of an external alarm
latch.
To allow for varying levels of noise and crosstalk in
different applications, three loss-of-signal threshold
settings are available using the LOSTHR pin. Setting
LOSTHR = V
DD provides the lowest loss-of-signal
threshold; LOSTHR = V
DD/2 (can be produced using
two 50k
Ω +/-10% resistor as a voltage divider between
V
DDD and GNDD) provides an intermediate threshold.
LOSTHR = GND provides the highest threshold. The
LOSTHR pin must be set to its desired value at power
up and must not be changed during operation.
Data
Threshold
Rate
REQB LOSTHR
MIN
Max
Unit
0
0
60
220
mV pk
E3
V
DD/2
40
145
mV pk
34.368
V
DD
25
90
mV pk
Mbps
1
0
45
175
mV pk
V
DD/2
30
115
mV pk
V
DD
20
70
mV pk
Notes:
1
The RLOS alarm is an indication of the presence of an
input signal, not a bit error rate indication. Table 1
gives the minimum input amplitude needed for error-
free operation (BER<1E-9). Independent of the RLOS
state, the device will attempt to recover correct timing
and data.
2
The RLOS low-to-high transition typically occurs 1dB
below the high-to-low transition.


Similar Part No. - XRT7295AE_03

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT7295AEIW EXAR-XRT7295AEIW Datasheet
1Mb / 18P
   DS3/Sonet STS-1 Integrated Line Receiver
More results

Similar Description - XRT7295AE_03

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT7295E EXAR-XRT7295E Datasheet
1Mb / 16P
   INTEGRATED LINE RECEIVER
XR-T7296 EXAR-XR-T7296 Datasheet
173Kb / 16P
   DS3/STS-1, E3 Integrated Line Transmitter
XRT7298 EXAR-XRT7298 Datasheet
582Kb / 16P
   DS3/STS-1, E3 INTEGRATED LINE TRANSMITTER
XRT7296 EXAR-XRT7296_10 Datasheet
124Kb / 2P
   XRT7296 DS3 STS-1 E3 Integrated Line Transmitter
logo
M/A-COM Technology Solu...
29306-BRF-001-A MA-COM-29306-BRF-001-A Datasheet
511Kb / 2P
   6-Port DS3/E3/STS-1 Integrated Line Termination
logo
NTE Electronics
NTE2632 NTE-NTE2632 Datasheet
25Kb / 3P
   Integrated Circuit Quad Differential Line Receiver
logo
M/A-COM Technology Solu...
29320-BRF-001-A MA-COM-29320-BRF-001-A Datasheet
502Kb / 2P
   12-Port DS3/E3/STS-1 Electrical Integrated Line
logo
Exar Corporation
XRT7295AT EXAR-XRT7295AT_10 Datasheet
123Kb / 2P
   DS3 SONET STS1 Integrated Line Receiver
XRT7295AE EXAR-XRT7295AE Datasheet
1Mb / 18P
   DS3/Sonet STS-1 Integrated Line Receiver
XR-T7295 EXAR-XR-T7295 Datasheet
226Kb / 20P
   DS3/Sonet STS-1 Integrated Line Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com