Electronic Components Datasheet Search
Selected language     English  ▼

TDA4853 Datasheet(PDF) 10 Page - NXP Semiconductors

Part No. TDA4853
Description  I2C-bus autosync deflection controllers for PC/TV monitors
Download  60 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com

 10 page
background image
1999 Jul 13
Philips Semiconductors
Product specification
I2C-bus autosync deflection controllers for
PC/TV monitors
TDA4853; TDA4854
PLL2 phase detector
The PLL2 phase detector is similar to the PLL1 detector
and compares the line flyback pulse at HFLB (pin 1) with
the oscillator sawtooth voltage. The control currents are
independent of the horizontal frequency. The PLL2
detector thus compensates for the delay in the external
horizontal deflection circuit by adjusting the phase of the
HDRV (pin 8) output pulse.
For the TDA4854 external modulation of the PLL2 phase
is not allowed, because this would disturb the start
advance of the horizontal focus parabola.
Soft start and standby
If HPLL2 is pulled to ground by resetting the
register SOFTST, the horizontal output pulses, vertical
output currents and B+ control driver pulses will be
inhibited. This means that HDRV (pin 8), BDRV (pin 6),
VOUT1 (pin 13) and VOUT2 (pin 12) are floating in this
state. If HPLL2 is pulled to ground by an external DC
current, vertical output currents stay active while HDRV
(pin 8) and BDRV (pin 6) are in floating state. In both cases
the PLL2 and the frequency-locked loop are disabled,
CLBL (pin 16) provides a continuous blanking signal and
HUNLOCK (pin 17) is floating.
This option can be used for soft start, protection and
power-down modes. When the HPLL2 pin is released
again, an automatic soft start sequence on the horizontal
drive as well as on the B+ drive output will be performed
(see Figs 26 and 27).
A soft start can only be performed if the supply voltage for
the IC is a minimum of 8.6 V.
The soft start timing is determined by the filter capacitor at
HPLL2 (pin 30), which is charged with a constant current
during soft start. If the voltage at pin 30 (HPLL2) reaches
1.1 V, the vertical output currents are enabled. At 1.7 V the
horizontal driver stage generates very small output pulses.
The width of these pulses increases with the voltage at
HPLL2 until the final duty cycle is reached. The voltage at
HPLL2 increases further and performs a soft start at BDRV
(pin 6) as well. The voltage at HPLL2 continues to rise until
HPLL2 enters its normal operating range. The internal
charge current is now disabled. Finally PLL2 and the
frequency-locked loop are activated. If both functions
reach normal operation, HUNLOCK (pin 17) switches from
the floating status to normal vertical blanking, and
continuous blanking at CLBL (pin 16) is removed.
Output stage for line drive pulses [HDRV (pin 8)]
An open-collector output stage allows direct drive of an
inverting driver transistor because of a low saturation
voltage of 0.3 V at 20 mA. To protect the line deflection
transistor, the output stage is disabled (floating) for a low
supply voltage at VCC (see Fig.25).
The duty cycle of line drive pulses is slightly dependent on
the actual horizontal frequency. This ensures optimum
drive conditions over the whole frequency range.
X-ray protection
The X-ray protection input XRAY (pin 2) provides a voltage
detector with a precise threshold. If the input voltage at
XRAY exceeds this threshold for a certain time then
control bit SOFTST is reset, which switches the IC into
protection mode. In this mode several pins are forced into
defined states:
HUNLOCK (pin 17) is floating
The capacitor connected to HPLL2 (pin 30) is
Horizontal output stage (HDRV) is floating
B+ control driver stage (BDRV) is floating
Vertical output stages (VOUT1 and VOUT2) are floating
CLBL provides a continuous blanking signal.
There are two different methods of restarting the IC:
1. XSEL (pin 9) is open-circuit or connected to ground.
The control bit SOFTST must be set to logic 1 via the
I2C-bus. The IC then returns to normal operation via
soft start.
2. XSEL (pin 9) is connected to VCC via an external
resistor. The supply voltage of the IC must be switched
off for a certain period of time before the IC can be
restarted again using the standard power-on

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 

Datasheet Download

Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
TDA4841PSI2C-bus autosync deflection controller for PC monitors 1 2 3 4 5 MoreNXP Semiconductors
TDA4856I2C-bus autosync deflection controller for PC monitors 1 2 3 4 5 MoreNXP Semiconductors
TDA4857PSI2C-bus autosync deflection controller for PC monitors 1 2 3 4 5 MoreNXP Semiconductors
NTE7133Integrated Circuit Horizontal and Vertical Deflection Controller for VGA/XGA and Autosync Monitors 1 2 3 4 5 MoreNTE Electronics
TDA4851Horizontal and vertical deflection controller for VGA/XGA and autosync monitors 1 2 3 4 5 MoreNXP Semiconductors
TDA4852Horizontal and vertical deflection controller for autosync monitors 1 2 3 4 5 MoreNXP Semiconductors
TDA4860Vertical deflection power amplifier for monitors 1 2 3 4 5 MoreNXP Semiconductors
TDA4861Vertical deflection power amplifier for monitors 1 2 3 4 5 MoreNXP Semiconductors

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    

Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl