 |
 |
|
| K4S640832K |
|
|||||||||||||||||
 SAMSUNG
|
| |||||||||||||||||
|
6 page 
K4S640832K Synchronous DRAM Rev. 1.1 February 2006 6 of 14 K4S641632K 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 PIN CONFIGURATION (Top view) 54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch) PIN FUNCTION DESCRIPTION Pin Name Input Function CLK System clock Active on the positive going edge to sample all inputs. CS Chip select Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM CKE Clock enable Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. A0 ~ A11 Address Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : (x8 : CA0 ~ CA8 , x16 : CA0 ~ CA7) BA0 ~ BA1 Bank select address Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. RAS Row address strobe Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. CAS Column address strobe Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. WE Write enable Enables write operation and row precharge. Latches data in starting from CAS, WE active. DQM Data input/output mask Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. DQ0 ~ N Data input/output Data inputs/outputs are multiplexed on the same pins. (x8 : DQ0 ~ 7), (x16 : DQ0 ~ 15) VDD/VSS Power supply/ground Power and ground for the input buffers and the core logic. VDDQ/VSSQ Data output power/ground Isolated power supply and ground for the output buffers to provide improved noise immunity. N.C/RFU No connection /reserved for future use This pin is recommended to be left No Connection on the device. x16 x8 x16 x8 VDD DQ0 VDDQ DQ1 DQ2 VSSQ DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ DQ7 VDD LDQM WE CAS RAS CS BA0 BA1 A10/AP A0 A1 A2 A3 VDD VSS DQ15 VSSQ DQ14 DQ13 VDDQ DQ12 DQ11 VSSQ DQ10 DQ9 VDDQ DQ8 VSS N.C/RFU UDQM CLK CKE N.C A11 A9 A8 A7 A6 A5 A4 VSS VDD DQ0 VDDQ N.C DQ1 VSSQ N.C DQ2 VDDQ N.C DQ3 VSSQ N.C VDD N.C WE CAS RAS CS BA0 BA1 A10/AP A0 A1 A2 A3 VDD VSS DQ7 VSSQ N.C DQ6 VDDQ N.C DQ5 VSSQ N.C DQ4 VDDQ N.C VSS N.C/RFU DQM CLK CKE N.C A11 A9 A8 A7 A6 A5 A4 VSS |
|
Related Electronics Part Number |
| Part Number | Components Description | Html View | Manufacturer |
| EP504 | AHB Bus to SDRAM Controller | 1 2 | List of Unclassifed Manufacturers |
| EM6A9325 | 4M x 32 Low Power SDRAM LPSDRAM | 1 2 3 4 5 More | Etron Technology, Inc. |
| HY5V66EF6 | 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O | 1 2 3 4 5 More | Hynix Semiconductor |
| EM6AA320 | 8M x 32 DDR SDRAM | 1 2 3 4 5 More | Etron Technology, Inc. |
| LPC3180 | 16/32-bit ARM microcontroller; hardware floating-point coprocessor USB On-The-Go and SDRAM memory interface | 1 2 3 4 5 More | NXP Semiconductors |
| K4H560438H | 256Mb H-die DDR SDRAM Specification | 1 2 3 4 5 More | Samsung semiconductor |
| EM6AA320-XXMS | 8M x 32 DDR SDRAM | 1 2 3 4 5 More | Etron Technology, Inc. |
| HY5DU283222Q | 128M 4Mx32 GDDR SDRAM | 1 2 3 4 5 More | Hynix Semiconductor |
| K4H561638H | 256Mb H-die DDR SDRAM Specification | 1 2 3 4 5 More | Samsung semiconductor |
Link URL |
Sponsor of Alldatasheet |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Bookmark | Link Exchange | Manufacturer List All Rights Reserved© Alldatasheet.com 2003 - 2012 |
| Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com | Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl |
