 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMP102AIDRLR Datasheet(PDF) 5 Page - Burr-Brown (TI) |
|
|
||||||||||||||||||||||||||||||
TMP102AIDRLR Datasheet(HTML) 5 Page - Burr-Brown (TI) |
|
|
5 / 19 page  www.ti.com APPLICATION INFORMATION POINTER REGISTER TMP102 0.01mF V+ GND 2 5 3 ALERT (Output) 4 ADD0 1 SCL 6 SDA To Two-Wire Controller NOTE:SCL,SDA,andALERT pinsrequirepull-upresistors. I/O Control Interface SCL SDA Temperature Register Configuration Register T LOW Register T HIGH Register Pointer Register TMP102 SBOS397 – AUGUST 2007 The TMP102 is a digital temperature sensor that is optimal for thermal-management and thermal- Figure 8 shows the internal register structure of the protection applications. The TMP102 is two-wire- and TMP102. The 8-bit Pointer Register of the device is SMBus interface-compatible, and is specified over a used to address a given data register. The Pointer temperature range of –40 °C to +125°C. Register uses the two LSBs (see Table 11) to identify which of the data registers should respond to Pull-up resistors are required on SCL, SDA, and a read or write command. Table 1 identifies the bits ALERT. A 0.01 μF bypass capacitor is recommended, of the Pointer Register byte. During a write as shown in Figure 7. command, P2 through P7 must always be '0'. Table 2 describes the pointer address of the registers available in the TMP102. Power-up reset value of P1/P0 is '00'. By default, the TMP102 reads the temperature on power-up. Figure 7. Typical Connections The temperature sensor in the TMP102 is the chip itself. Thermal paths run through the package leads, as well as the plastic package. The lower thermal resistance of metal causes the leads to provide the primary thermal path. To maintain accuracy in applications requiring air or Figure 8. Internal Register Structure surface temperature measurement, care should be taken to isolate the package and leads from ambient Table 1. Pointer Register Byte air temperature. A thermally-conductive adhesive is helpful in achieving accurate surface temperature P7 P6 P5 P4 P3 P2 P1 P0 measurement. 0 0 0 0 0 0 Register Bits Table 2. Pointer Addresses P1 P0 REGISTER 0 0 Temperature Register (Read Only) 0 1 Configuration Register (Read/Write) 1 0 TLOW Register (Read/Write) 1 1 THIGH Register (Read/Write) 5 Submit Documentation Feedback |
Similar Part No. - TMP102AIDRLR |
|
Similar Description - TMP102AIDRLR |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
