Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

U631H16S1K35G1 Datasheet(PDF) 10 Page - Simtek Corporation

Part # U631H16S1K35G1
Description  SimtekSoftStore 2K x 8 nvSRAM
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIMTEK [Simtek Corporation]
Direct Link  http://www.simtek.com
Logo SIMTEK - Simtek Corporation

U631H16S1K35G1 Datasheet(HTML) 10 Page - Simtek Corporation

Back Button U631H16S1K35G1 Datasheet HTML 5Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 6Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 7Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 8Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 9Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 10Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 11Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 12Page - Simtek Corporation U631H16S1K35G1 Datasheet HTML 13Page - Simtek Corporation  
Zoom Inzoom in Zoom Outzoom out
 10 / 13 page
background image
U631H16
10
March 31, 2006
STK Control #ML0042
Rev 1.0
Device Operation
The U631H16 has two separate modes of operation:
SRAM mode and nonvolatile mode. In SRAM mode,
the memory operates as a standard fast static RAM. In
nonvolatile mode, data is transferred from SRAM to
EEPROM (the STORE operation) or from EEPROM to
SRAM (the RECALL operation). In this mode SRAM
functions are disabled.
SRAM READ
The U631H16 performs a READ cycle whenever E and
G are LOW while W is HIGH. The address specified on
pins A0 - A10 determines which of the 2048 data bytes
will be accessed. When the READ is initiated by an
address transition, the outputs will be valid after a delay
of tcR. If the READ is initiated by E or G, the outputs will
be valid at ta(E) or at ta(G), whichever is later. The data
outputs will repeatedly respond to address changes
within the tcR access time without the need for transition
on any control input pins, and will remain valid until
another address change or until E or G is brought
HIGH or W is brought LOW.
SRAM WRITE
A WRITE cycle is performed whenever E and W are
LOW. The address inputs must be stable prior to
entering the WRITE cycle and must remain stable until
ei-ther E or W goes HIGH at the end of the cycle. The
data on pins DQ0 - 7 will be written into the memory if it
is valid tsu(D) before the end of a W controlled WRITE or
tsu(D) before the end of an E controlled WRITE.
It is recommended that G is kept HIGH during the
entire WRITE cycle to avoid data bus contention on the
common I/O lines. If G is left LOW, internal circuitry will
turn off the output buffers tdis(W) after W goes LOW.
Noise Consideration
The U631H16 is a high speed memory and therefore it
must have a high frequency bypass capacitor of appro-
ximately 0.1
μF connected between V
CC and VSS using
leads and traces that are as short as possible. As with
all high speed CMOS ICs, normal carefull routing of
power, ground and signals will help prevent noise pro-
blems.
Software Nonvolatile STORE
The U631H16 software controlled STORE cycle is
initiated by executing sequential READ cycles from six
specific address locations. By relying on READ cycles
only, the U631H16 implements nonvolatile operation
while remaining compatible with standard 2K x 8
SRAMs. During the STORE cycle, an erase of the pre-
vious nonvolatile data is first
performed, followed by parallel programming of all non-
volatile elements. Once a STORE cycle is initiated, fur-
ther inputs and outputs are disabled until the cycle is
completed.
Because a sequence of addresses is used for STORE
initiation, it is important that no other READ or WRITE
accesses intervene in the sequence or the sequence
will be aborted and no STORE or RECALL will take
place.
To initiate the STORE cycle the following READ
sequence must be performed:
1.
Read address
000
(hex) Valid READ
2.
Read address
555
(hex) Valid READ
3.
Read address
2AA
(hex) Valid READ
4.
Read address
7FF
(hex) Valid READ
5.
Read address
0F0
(hex) Valid READ
6.
Read address
70F
(hex) Initiate STORE
Once the sixth address in the sequence has been
entered, the STORE cycle will commence and the chip
will be disabled. It is important that READ cycles and
not WRITE cycles are used in the sequence. It is not
necessary that G is LOW for the sequence to be valid.
After the tSTORE cycle time has been fulfilled, the SRAM
will again be activated for READ and WRITE operation.
Software Nonvolatile RECALL
A RECALL cycle of the EEPROM data into the SRAM
is initiated with a sequence of READ operations in a
manner similar to the STORE initiation. To initiate the
RECALL cycle the following sequence of READ opera-
tions must be performed:
1.
Read address
000
(hex) Valid READ
2.
Read address
555
(hex) Valid READ
3.
Read address
2AA
(hex) Valid READ
4.
Read address
7FF
(hex) Valid READ
5.
Read address
0F0
(hex) Valid READ
6.
Read address
70E
(hex) Initiate RECALL
Internally, RECALL is a two step procedure. First, the
SRAM data is cleared and second, the nonvolatile
information is transferred into the SRAM cells. The
RECALL operation in no way alters the data in the
EEPROM cells. The nonvolatile data can be recalled an
unlimited number of times.
Automatic Power Up RECALL
On power up, once VCC exceeds the sense voltage of
VSWITCH, a RECALL cycle is automatically initiated. The
voltage on the VCC pin must not frop belwo VSWITCH
once it has risen above it in order for the RECALL to
operate properly. Due to this automatic RECALL,
SRAM operation cannot commence until tRESTORE after
VCC exceeds VSWITCH.


Similar Part No. - U631H16S1K35G1

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
U631H16S1K35 ETC-U631H16S1K35 Datasheet
275Kb / 12P
   SOFTSTORE 2K X 8 NVSRAM
More results

Similar Description - U631H16S1K35G1

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
STK10C48 ETC-STK10C48 Datasheet
106Kb / 9P
   2K X 8 NVSRAM
logo
Simtek Corporation
U630H16 SIMTEK-U630H16 Datasheet
152Kb / 15P
   HardStore 2K x 8 nvSRAM
logo
List of Unclassifed Man...
U63716 ETC-U63716 Datasheet
206Kb / 13P
   CAPSTORE 2K X 8 NVSRAM
STK25C48 ETC-STK25C48 Datasheet
84Kb / 8P
   2K X 8 AUTOSTORE NVSRAM
U631H16 ETC-U631H16 Datasheet
275Kb / 12P
   SOFTSTORE 2K X 8 NVSRAM
logo
Simtek Corporation
U635H16 SIMTEK-U635H16 Datasheet
137Kb / 14P
   PowerStore 2K x 8 nvSRAM
U630H16P SIMTEK-U630H16P Datasheet
178Kb / 17P
   HardStore 2K x 8 nvSRAM
U632H16 SIMTEK-U632H16 Datasheet
403Kb / 15P
   PowerStore 2K x 8 nvSRAM
U630H16PA35 SIMTEK-U630H16PA35 Datasheet
324Kb / 15P
   HardStore 2K x 8 nvSRAM
logo
List of Unclassifed Man...
U630H16 ETC-U630H16 Datasheet
212Kb / 14P
   HARDSTORE 2K X 8 NVSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com