Electronic Components Datasheet Search
Selected language     English  ▼


SN74LS160A Datasheet(PDF) 2 Page - Motorola, Inc

Part No. SN74LS160A
Description  BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS
Download  6 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo 

   
 2 page
background image
*For the LS162A and
*LS163A only.
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
5-2
FAST AND LS TTL DATA
SN54/74LS160A
• SN54/74LS161A
SN54/74LS162A
• SN54/74LS163A
STATE DIAGRAM
LS160A
• LS162A
LS161A
• LS163A
0123
4
5
6
7
8
9
10
11
12
13
14
15
01
23
4
5
6
7
8
9
10
11
12
13
14
15
NOTE:
The LS160A and LS162A can be preset to any state,
but will not count beyond 9. If preset to state 10, 11,
12, 13, 14, or 15, it will return to its normal sequence
within two clock pulses.
LOGIC EQUATIONS
Count Enable = CEP
• CET • PE
TC for LS160A & LS162A = CET
• Q0 • Q1 • Q2 • Q3
TC for LS161A & LS163A = CET
• Q0 • Q1 • Q2 • Q3
Preset = PE
• CP + (rising clock edge)
Reset = MR (LS160A & LS161A)
Reset = SR
• CP + (rising clock edge)
Reset = (LS162A & LS163A)
FUNCTIONAL DESCRIPTION
The LS160A / 161A / 162A / 163A are 4-bit synchronous
counters with a synchronous Parallel Enable (Load) feature.
The counters consist of four edge-triggered D flip-flops with
the appropriate data routing networks feeding the D inputs. All
changes of the Q outputs (except due to the asynchronous
Master Reset in the LS160A and LS161A) occur as a result of,
and synchronous with, the LOW to HIGH transition of the
Clock input (CP). As long as the set-up time requirements are
met, there are no special timing or activity constraints on any
of the mode control or data inputs.
Three control inputs — Parallel Enable (PE), Count Enable
Parallel (CEP) and Count Enable Trickle (CET) — select the
mode of operation as shown in the tables below. The Count
Mode is enabled when the CEP, CET, and PE inputs are HIGH.
When the PE is LOW, the counters will synchronously load the
data from the parallel inputs into the flip-flops on the LOW to
HIGH transition of the clock. Either the CEP or CET can be
used to inhibit the count sequence. With the PE held HIGH, a
LOW on either the CEP or CET inputs at least one set-up time
prior to the LOW to HIGH clock transition will cause the
existing output states to be retained. The AND feature of the
two Count Enable inputs (CET
•CEP) allows synchronous
cascading without external gating and without delay accu-
mulation over any practical number of bits or digits.
The Terminal Count (TC) output is HIGH when the Count
Enable Trickle (CET) input is HIGH while the counter is in its
maximum count state (HLLH for the BCD counters, HHHH for
the Binary counters). Note that TC is fully decoded and will,
therefore, be HIGH only for one count state.
The LS160A and LS162A count modulo 10 following a
binary coded decimal (BCD) sequence. They generate a TC
output when the CET input is HIGH while the counter is in state
9 (HLLH). From this state they increment to state 0 (LLLL). If
loaded with a code in excess of 9 they return to their legitimate
sequence within two counts, as explained in the state
diagram. States 10 through 15 do
not generate a TC output.
The LS161A and LS163A count modulo 16 following a
binary sequence. They generate a TC when the CET input is
HIGH while the counter is in state 15 (HHHH). From this state
they increment to state 0 (LLLL).
The Master Reset (MR) of the LS160A and LS161A is
asynchronous. When the MR is LOW, it overrides all other
input conditions and sets the outputs LOW. The MR pin should
never be left open. If not used, the MR pin should be tied
through a resistor to VCC, or to a gate output which is
permanently set to a HIGH logic level.
The active LOW Synchronous Reset (SR) input of the
LS162A and LS163A acts as an edge-triggered control input,
overriding CET, CEP and PE, and resetting the four counter
flip-flops on the LOW to HIGH transition of the clock. This
simplifies the design from race-free logic controlled reset
circuits, e.g., to reset the counter synchronously after
reaching a predetermined value.
MODE SELECT TABLE
*SR
PE
CET
CEP
Action on the Rising Clock Edge (
)
L
X
X
X
RESET (Clear)
H
L
X
X
LOAD (Pn → Qn)
H
H
H
H
COUNT (Increment)
H
H
L
X
NO CHANGE (Hold)
H
H
X
L
NO CHANGE (Hold)




Html Pages

1  2  3  4  5  6 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
SN54ALS161B_07SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS 1 2 3 4 5 MoreTexas Instruments
SN54HC393_07DUAL 4-BIT BINARY COUNTERS 1 2 3 4 5 MoreTexas Instruments
CD54AC1614-BIT SYNCHRONOUS BINARY COUNTERS 1 2 3 4 5 MoreTexas Instruments
CD54ACT1614-BIT SYNCHRONOUS BINARY COUNTERS 1 2 3 4 5 MoreTexas Instruments
5490Decade and Binary Counters 1 2 3 4 5 MoreNational Semiconductor (TI)
SN54HC1914-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS 1 2 3 4 5 MoreTexas Instruments
CD74HC93_06High-Speed CMOS Logic 4-Bit Binary Ripple Counter 1 2 3 4 5 MoreTexas Instruments
SN54LV4040A_0712-BIT ASYNCHRONOUS BINARY COUNTERS 1 2 3 4 5 MoreTexas Instruments
SN54HC404012-BIT ASYNCHRONOUS BINARY COUNTERS 1 2 3 4 5 MoreTexas Instruments

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl