 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
R5F21227KFP Datasheet(PDF) 11 Page - Renesas Technology Corp |
|
||||||||||||||||||||||||||||||
R5F21227KFP Datasheet(HTML) 11 Page - Renesas Technology Corp |
|
|
11 / 52 page  R8C/22 Group, R8C/23 Group 2. Central Processing Unit (CPU) Rev.1.10 Mar 16, 2007 Page 11 of 48 REJ03B0097-0110 2.1 Data Registers (R0, R1, R2 and R3) R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0. 2.2 Address Registers (A0 and A1) A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A1 can be combined with A0 to be used a 32-bit address register (A1A0). 2.3 Frame Base Register (FB) FB is a 16-bit register for FB relative addressing. 2.4 Interrupt Table Register (INTB) INTB, a 20-bit register, indicates the start address of an interrupt vector table. 2.5 Program Counter (PC) PC, 20 bits wide, indicates the address of an instruction to be executed. 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch between USP and ISP. 2.7 Static Base Register (SB) SB is a 16-bit register for SB relative addressing. 2.8 Flag Register (FLG) FLG is a 11-bit register indicating the CPU status. 2.8.1 Carry Flag (C) The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit. 2.8.2 Debug Flag (D) The D flag is for debug only. Set to 0. 2.8.3 Zero Flag (Z) The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0. 2.8.4 Sign Flag (S) The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0. 2.8.5 Register Bank Select Flag (B) The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1. 2.8.6 Overflow Flag (O) The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0. |
Similar Part No. - R5F21227KFP |
|
Similar Description - R5F21227KFP |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
