Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS3105 Datasheet(PDF) 9 Page - Maxim Integrated Products

Part # DS3105
Description  Line Card Timing IC
Download  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS3105 Datasheet(HTML) 9 Page - Maxim Integrated Products

Back Button DS3105 Datasheet HTML 5Page - Maxim Integrated Products DS3105 Datasheet HTML 6Page - Maxim Integrated Products DS3105 Datasheet HTML 7Page - Maxim Integrated Products DS3105 Datasheet HTML 8Page - Maxim Integrated Products DS3105 Datasheet HTML 9Page - Maxim Integrated Products DS3105 Datasheet HTML 10Page - Maxim Integrated Products DS3105 Datasheet HTML 11Page - Maxim Integrated Products DS3105 Datasheet HTML 12Page - Maxim Integrated Products DS3105 Datasheet HTML 13Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 110 page
background image
Preliminary. Subject to Change Without Notice.
DS3105
Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.
9 of 110
5 DETAILED FEATURES
Input Clock Features
Five input clocks: Three CMOS/TTL (≤125 MHz) and two LVDS/LVPECL/CMOS/TTL (≤156.25 MHz)
CMOS/TTL Input clocks accept any multiple of 2kHz up to 125MHz
LVDS/LVPECL inputs accept any multiple of 2kHz up to 131.072MHz, any multiple of 8kHz up to 155.52MHz
plus 156.25 MHz
All input clocks are constantly monitored by programmable activity monitors
Fast activity monitor can disqualify the selected reference after two missing clock cycles
Three optional 2/4/8 kHz frame sync inputs for frame sync signals from master and slave timing cards and an
optional backup timing source
T0 DPLL Features
High-resolution DPLL plus three low-jitter output APLLs
Sophisticated state machine automatically transitions between free-run, locked and holdover states
Revertive or non-revertive reference selection algorithm
Programmable bandwidth from 18 Hz to 400 Hz
Separately configurable acquisition bandwidth and locked bandwidth
Programmable damping factor to balance lock time with peaking: 1.2, 2.5, 5, 10 or 20
Multiple phase detectors: phase/frequency, early/late, and multi-cycle
Phase/frequency locking (
±360° capture) or nearest-edge phase locking (±180° capture)
Multi-cycle phase detection and locking (up to
±8191 UI) improves jitter tolerance and lock time
Phase build-out in response to reference switching
Less than 5 ns output clock phase transient during phase build-out
Output phase adjustment up to
±200 ns in 6 ps steps with respect to selected input reference
High-resolution frequency and phase measurement
Holdover frequency averaging over 1 second interval
Fast detection of input clock failure and transition to holdover mode
Low-jitter frame sync (8 kHz) and multi-frame sync (2 kHz) aligned with output clocks
T4 DPLL Features
High-resolution DPLL can be used to monitor inputs
Programmable bandwidth from 18 Hz to 70 Hz
Programmable damping factor to balance lock time with peaking: 1.2, 2.5, 5, 10 or 20
Multiple phase detectors: phase/frequency, early/late, and multi-cycle
Phase/frequency locking (
±360° capture) or nearest-edge phase locking (±180° capture)
Multi-cycle phase detection and locking (up to
±8191 UI) improves jitter tolerance and lock time
Phase detector can be used to measure phase difference between two input clocks
High-resolution frequency and phase measurement
Output APLL Features
Three separate clock-multiplying, jitter attenuating APLLs can simultaneously produce SONET/SDH rates,
Fast/Gigabit Ethernet rates and 10G Ethernet rates, all locked to a common reference clock
The T0 APLL, has frequency options suitable for Nx19.44MHz, NxDS1, NxE1, Nx25MHz and Nx62.5MHz
The T4 APLL has frequency options suitable for Nx19.44MHz, NxDS1, NxE1, NxDS2, DS3, E3, Nx10MHz,
Nx10.24 MHz, Nx13MHz, Nx25 MHz and Nx62.5 MHz
The T0 APLL2 produces 312.5 MHz for 10G Synchronous Ethernet applications
Output Clock Features
Two output clocks: one CMOS/TTL (≤125 MHz) and one LVDS/LVPECL (≤312.50 MHz)
Output clock rates include 2 kHz, 8 kHz, NxDS1, NxE1, DS2, DS3, E3, 6.48 MHz, 19.44 MHz, 38.88 MHz,
51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 2.5 MHz, 25 MHz, 125 MHz, 156.25 MHz, 312.50 MHz,
10 MHz, 10.24 MHz, 13 MHz, 30.72 MHz and various multiples and submultiples of these rates
Custom clock rates also available: any multiple of 2 kHz up to 77.76 MHz and any multiple of 8 kHz up to 311.04MHz
All outputs have < 1 ns peak-to-peak output jitter; outputs from APLLs have < 0.5 ns peak-to-peak


Similar Part No. - DS3105

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
DS3105 MAXIM-DS3105 Datasheet
595Kb / 120P
   Line Card Timing IC
Rev 3; 5/09
logo
TT Electronics.
DS3105 TTELEC-DS3105 Datasheet
280Kb / 1P
   Thermocouple Compensating Cable
logo
Maxim Integrated Produc...
DS3105LN MAXIM-DS3105LN Datasheet
595Kb / 120P
   Line Card Timing IC
Rev 3; 5/09
DS3105LN++ MAXIM-DS3105LN+ Datasheet
595Kb / 120P
   Line Card Timing IC
Rev 3; 5/09
DS3105 MAXIM-DS3105_09 Datasheet
595Kb / 120P
   Line Card Timing IC
Rev 3; 5/09
More results

Similar Description - DS3105

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
DS3105 MAXIM-DS3105_09 Datasheet
595Kb / 120P
   Line Card Timing IC
Rev 3; 5/09
DS3106 MAXIM-DS3106 Datasheet
491Kb / 87P
   Line Card Timing IC
Rev 3; 5/09
DS3104-SE MAXIM-DS3104-SE Datasheet
694Kb / 136P
   Line Card Timing IC with Synchronous Ethernet Support
Rev 6; 5/09
DS3104 MAXIM-DS3104 Datasheet
1,006Kb / 135P
   Line Card Timing IC with Synchronous Ethernet Support
Rev: 072407
logo
SHENZHEN FUMAN ELECTRON...
SC024 FUMAN-SC024 Datasheet
141Kb / 3P
   Cyclic timing IC
logo
Maxim Integrated Produc...
DS3100 MAXIM-DS3100 Datasheet
1Mb / 226P
   Stratum 3/3E Timing Card IC
REV: 060607
logo
Dallas Semiconductor
DS3101 DALLAS-DS3101 Datasheet
1Mb / 149P
   Stratum 3/3E Timing Card IC
logo
Maxim Integrated Produc...
DS3101 MAXIM-DS3101 Datasheet
670Kb / 150P
   Stratum 2/3E/3 Timing Card IC
Rev 4; 5/09
DS3100 MAXIM-DS3100_09 Datasheet
1Mb / 227P
   Stratum 2/3E/3 Timing Card IC
Rev 9; 5/09
DS3100DK MAXIM-DS3100DK Datasheet
2Mb / 32P
   Stratum 3/E3 Timing Card IC Demo Kit
REV: 110206
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com