 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UDA1361 Datasheet(PDF) 5 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
UDA1361 Datasheet(HTML) 5 Page - NXP Semiconductors |
|
|
5 / 20 page  2001 Jan 17 5 Philips Semiconductors Product specification 96 kHz sampling 24-bit stereo audio ADC UDA1361TS FUNCTIONAL DESCRIPTION System clock The UDA1361TS accommodates master and slave modes. The system devices must provide the system clock regardless of master or slave mode. In the master mode a system clock frequency of 256fs is required. In the slave mode a system frequency of 256, 384, 512 or 768fs is automatically detected (for a system clock of 768fs the sampling frequency must be limited to 55 kHz). The system clock must be locked in frequency to the digital interface input signals. Input level The overall system gain is proportional to VDDA, or more accurately the potential difference between the reference voltages VVRP and VVRN. The −1 dB input level at which THD + N/S is specified corresponds to −1 dB(FS) digital output (relative to the full-scale swing). With an input gain switch, the input level can be calculated as follows: at 0 dB gain: at 6 dB gain: In applications where a 2 V (RMS) input signal is used, a 12 k Ω resistor must be connected in series with the input of the ADC. This forms a voltage divider together with the internal ADC resistor and ensures that only 1 V (RMS) maximum is input to the IC. Using this application for a 2 V (RMS) input signal, the gain switch must be set to 0 dB. When a 1 V (RMS) input signal is input to the ADC in the same application the gain switch must be set to 6 dB. An overview of the maximum input voltage allowed against the presence of an external resistor and the setting of the gain switch is given in Table . The power supply voltage is assumed to be 3 V. Table 1 Application modes using input gain stage Multiple format output interface The serial interface provides the following data output formats in both master and slave modes (see Figs 3, 4 and 5). • I2S-bus with data word length of up to 24 bits • MSB-justified serial format with data word length of up to 24 bits. The master mode drives pins WS (word select; 1fs) and BCK (bit clock; 64fs). WS and BCK are received in slave mode. Table 2 Master/slave select Table 3 Select data format Decimation filter The decimation from 64fs is performed in two stages. The first stage realizes a 4th-order sinx/x characteristic. This filter decreases the sample rate by 8. The second stage, a FIR filter, consists of 3 half-band filters, each decimating by a factor of 2. V i 1 dB – () V VRP V VRN – 3 ---------------------------------- V (RMS) == V i 1 dB – () V VRP V VRN – 23 × ---------------------------------- V (RMS) == RESISTOR (12 k Ω) INPUT GAIN SWITCH MAXIMUM INPUT VOLTAGE (RMS) Present 0 dB 2 V Present 0 dB 1 V Absent 0 dB 1 V Absent 6 dB 0.5 V MSSEL MASTER/SLAVE SELECT L slave mode H master mode M (reserved for digital test) SFOR DATA FORMAT LI2S-bus data format H MSB-justified data format M (reserved for analog test) |
Similar Part No. - UDA1361 |
|
Similar Description - UDA1361 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
