3 / 9 page
CY7C128A
Document #: 38-05028 Rev. *A
Page 3 of 9
Capacitance[4]
Parameter
Description
Test Conditions
Max.
Unit
CIN
Input Capacitance
TA = 25°C, f = 1 MHz,
VCC = 5.0V
10
pF
COUT
Output Capacitance
10
pF
AC Test Loads and Waveforms
Switching Characteristics Over the Operating Range[2, 5]
-15
-20
-35
-45
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
tRC
Read Cycle Time
15
20
35
45
ns
tAA
Address to Data Valid
15
20
35
45
ns
tOHA
Data Hold from Address Change
5
5
5
5
ns
tACE
CE LOW to Data Valid
15
20
35
45
ns
tDOE
OE LOW to Data Valid
10
10
15
20
ns
tLZOE
OE LOW to Low Z
3
3
3
3
ns
tHZOE
OE HIGH to High Z[6]
8
8
12
15
ns
tLZCE
CE LOW to Low Z[7]
555
5
ns
tHZCE
CE HIGH to High Z[6, 7]
8
8
15
15
ns
tPU
CE LOW to Power-Up
0
0
0
0
ns
tPD
CE HIGH to Power-Down
15
20
20
25
ns
WRITE CYCLE[8]
tWC
Write Cycle Time
15
20
25
40
ns
tSCE
CE LOW to Write End
12
15
25
30
ns
tAW
Address Set-Up to Write End
12
15
25
30
ns
tHA
Address Hold from Write End
0
0
0
0
ns
tSA
Address Set-Up to Write Start
0
0
0
0
ns
tPWE
WE Pulse Width
12
152020
ns
tSD
Data Set-Up to Write End
10
10
15
15
ns
tHD
Data Hold from Write End
0
0
0
0
ns
tHZWE
WE LOW to High Z[6]
7
7
10
15
ns
tLZWE
WE HIGH to Low Z
5
5
5
5
ns
Notes:
4. Tested initially and after any design or process changes that may affect these parameters
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOL/IOH and 30-pF load capacitance.
6. tHZOE, tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
7. At any given temperature and voltage condition, tHZCE is less than tLZCE for any given device.
8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a
write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
3.0V
5V
OUTPUT
R1 481
Ω
R2
255
Ω
30 pF
INCLUDING
JIG AND
SCOPE
GND
90%
10%
90%
10%
≤ 5ns
≤ 5 ns
5V
OUTPUT
C128A–4
R1 481
Ω
R2
255
Ω
5pF
INCLUDING
JIG AND
SCOPE
C128A–5
(a)
(b)
OUTPUT
1.73V
Equivalent to:
THÉVENIN EQUIVALENT
ALL INPUT PULSES
167
Ω
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
