Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1320BV18-167BZXC Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CY7C1320BV18-167BZXC
Description  18-Mbit DDR-II SRAM 2-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1320BV18-167BZXC Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CY7C1320BV18-167BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 13Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 14Page - Cypress Semiconductor CY7C1320BV18-167BZXC Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
CY7C1316BV18
CY7C1916BV18
CY7C1318BV18
CY7C1320BV18
Document Number: 38-05621 Rev. *C
Page 11 of 28
Write Cycle Descriptions (CY7C1320BV18) [2, 8]
BWS0
BWS1
BWS2
BWS2
KK
Comments
L
L
L
L
L-H
During the Data portion of a Write sequence, all four bytes (D[35:0]) are
written into the device.
L
L
L
L
L-H
During the Data portion of a Write sequence, all four bytes (D[35:0]) are
written into the device.
L
H
H
H
L-H
During the Data portion of a Write sequence, only the lower byte (D[8:0]) is
written into the device. D[35:9] will remain unaltered.
L
H
H
H
L-H
During the Data portion of a Write sequence, only the lower byte (D[8:0]) is
written into the device. D[35:9] will remain unaltered.
H
L
H
H
L-H
During the Data portion of a Write sequence, only the byte (D[17:9]) is
written into the device. D[8:0] and D[35:18] will remain unaltered.
H
L
H
H
L-H
During the Data portion of a Write sequence, only the byte (D[17:9]) is
written into the device. D[8:0] and D[35:18] will remain unaltered.
H
H
L
H
L-H
During the Data portion of a Write sequence, only the byte (D[26:18]) is
written into the device. D[17:0] and D[35:27] will remain unaltered.
H
H
L
H
L-H
During the Data portion of a Write sequence, only the byte (D[26:18]) is
written into the device. D[17:0] and D[35:27] will remain unaltered.
H
H
H
L
L-H
During the Data portion of a Write sequence, only the byte (D[35:27]) is
written into the device. D[26:0] will remain unaltered.
H
H
H
L
L-H
During the Data portion of a Write sequence, only the byte (D[35:27]) is
written into the device. D[26:0] will remain unaltered.
H
H
H
H
L-H
No data is written into the device during this portion of a Write operation.
H
H
H
H
L-H
No data is written into the device during this portion of a Write operation.
Write Cycle Descriptions(CY7C1916BV18) [2, 8]
BWS0
KK
Comments
L
L-H
During the Data portion of a Write sequence
,
the single byte (D[8:0]) is written into the device.
L
L-H
During the Data portion of a Write sequence
,
the single byte (D[8:0]) is written into the device.
H
L-H
No data is written into the device during this portion of a Write operation.
H
L-H
No data is written into the device during this portion of a Write operation.
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1320BV18-167BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1320BV18-167BZC CYPRESS-CY7C1320BV18-167BZC Datasheet
257Kb / 24P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1320BV18-167BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1318CV18 CYPRESS-CY7C1318CV18_11 Datasheet
1Mb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18 Datasheet
257Kb / 24P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C13201KV18 CYPRESS-CY7C13201KV18 Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1318BV18 CYPRESS-CY7C1318BV18_11 Datasheet
1Mb / 31P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316AV18 CYPRESS-CY7C1316AV18 Datasheet
228Kb / 20P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316JV18 CYPRESS-CY7C1316JV18 Datasheet
616Kb / 26P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316CV18 CYPRESS-CY7C1316CV18 Datasheet
662Kb / 29P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392BV18 CYPRESS-CY7C1392BV18 Datasheet
483Kb / 27P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392AV18 CYPRESS-CY7C1392AV18 Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com