Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1370DV25-200BZXI Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1370DV25-200BZXI
Description  18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1370DV25-200BZXI Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1370DV25-200BZXI Datasheet HTML 1Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 2Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 3Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1370DV25-200BZXI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 27 page
background image
18-Mbit (512K x 36/1M x 18)
Pipelined SRAM with NoBL™ Architecture
CY7C1370DV25
CY7C1372DV25
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document #: 38-05558 Rev. *D
Revised June 29, 2006
Features
• Pin-compatible and functionally equivalent to ZBT™
• Supports 250-MHz bus operations with zero wait states
— Available speed grades are 250, 200 and 167 MHz
• Internally self-timed output buffer control to eliminate
the need to use asynchronous OE
• Fully registered (inputs and outputs) for pipelined
operation
• Byte Write capability
• Single 2.5V core power supply (VDD)
• 2.5V I/O power supply (VDDQ)
• Fast clock-to-output times
— 2.6 ns (for 250-MHz device)
• Clock Enable (CEN) pin to suspend operation
• Synchronous self-timed writes
• Available in JEDEC-standard lead-free 100-Pin TQFP,
lead-free and non-lead-free 119-Ball BGA and 165-Ball
FBGA packages
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• Burst capability—linear or interleaved burst order
• “ZZ” Sleep Mode option and Stop Clock option
Functional Description
The CY7C1370DV25 and CY7C1372DV25 are 2.5V, 512K x
36 and 1 Mbit x 18 Synchronous pipelined burst SRAMs with
No Bus Latency™ (NoBL
™) logic, respectively. They are
designed to support unlimited true back-to-back Read/Write
operations with no wait states. The CY7C1370DV25 and
CY7C1372DV25 are equipped with the advanced (NoBL) logic
required to enable consecutive Read/Write operations with
data being transferred on every clock cycle. This feature
dramatically improves the throughput of data in systems that
require frequent Write/Read transitions. The CY7C1370DV25
and CY7C1372DV25 are pin-compatible and functionally
equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock. The
clock input is qualified by the Clock Enable (CEN) signal,
which when deasserted suspends operation and extends the
previous clock cycle.
Write operations are controlled by the Byte Write Selects
(BWa–BWd
for
CY7C1370DV25
and
BWa–BWb
for
CY7C1372DV25) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output three-state control. In order to avoid bus
contention, the output drivers are synchronously three-stated
during the data portion of a write sequence.
A0, A1, A
C
MODE
BWa
BWb
WE
CE1
CE2
CE3
OE
READ LOGIC
DQs
DQPa
DQPb
DQPc
DQPd
D
A
T
A
S
T
E
E
R
I
N
G
O
U
T
P
U
T
B
U
F
F
E
R
S
MEMORY
ARRAY
E
E
INPUT
REGISTER 0
ADDRESS
REGISTER 0
WRITE ADDRESS
REGISTER 1
WRITE ADDRESS
REGISTER 2
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
BURST
LOGIC
A0'
A1'
D1
D0
Q1
Q0
A0
A1
C
ADV/LD
ADV/LD
E
INPUT
REGISTER 1
S
E
N
S
E
A
M
P
S
E
CLK
CEN
WRITE
DRIVERS
BWc
BWd
ZZ
SLEEP
CONTROL
O
U
T
P
U
T
R
E
G
I
S
T
E
R
S
Logic Block Diagram-CY7C1370DV25 (512K x 36)
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1370DV25-200BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1370DV25-200BZXI CYPRESS-CY7C1370DV25-200BZXI Datasheet
421Kb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
More results

Similar Description - CY7C1370DV25-200BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1370DV25 CYPRESS-CY7C1370DV25 Datasheet
421Kb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D_06 Datasheet
511Kb / 28P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D Datasheet
344Kb / 30P
   18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1370CV25 CYPRESS-CY7C1370CV25 Datasheet
712Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL??Architecture
CY7C1370C CYPRESS-CY7C1370C Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25 CYPRESS-CY7C1372BV25 Datasheet
726Kb / 26P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33 Datasheet
395Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1460AV25 CYPRESS-CY7C1460AV25_06 Datasheet
511Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33_06 Datasheet
513Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1460AV25 CYPRESS-CY7C1460AV25 Datasheet
396Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com