Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1382DV25-200AXI Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CY7C1382DV25-200AXI
Description  18-Mbit (512K x 36/1M x 18) Pipelined SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1382DV25-200AXI Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CY7C1382DV25-200AXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 9Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 10Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 11Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 12Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 13Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 14Page - Cypress Semiconductor CY7C1382DV25-200AXI Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 29 page
background image
CY7C1380DV25, CY7C1380FV25
CY7C1382DV25, CY7C1382FV25
Document #: 38-05546 Rev. *E
Page 11 of 29
IEEE 1149.1 Serial Boundary Scan (JTAG)
The CY7C1380DV25/CY7C1382DV25 incorporates a serial
boundary scan test access port (TAP). This part is fully
compliant
with
1149.1.
The
TAP
operates
using
JEDEC-standard 3.3V or 2.5V IO logic levels.
The CY7C1380DV25/CY7C1382DV25 contains a TAP
controller, instruction register, boundary scan register, bypass
register, and ID register.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are
internally pulled up and may be unconnected. They may
alternately be connected to VDD through a pull up resistor.
TDO must be left unconnected. Upon power up, the device will
come up in a reset state which will not interfere with the
operation of the device.
TAP Controller State Diagram
The 0 or 1 next to each state represents the value of TMS at
the rising edge of TCK.
Test Access Port (TAP)
Test Clock (TCK)
The test clock is used only with the TAP controller. All inputs
are captured on the rising edge of TCK. All outputs are driven
from the falling edge of TCK.
Test Mode Select (TMS)
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. This pin may be left
unconnected if the TAP is not used. The ball is pulled up
internally, resulting in a logic HIGH level.
Test Data-In (TDI)
The TDI ball is used to serially input information into the
registers and can be connected to the input of any of the
registers. The register between TDI and TDO is chosen by the
instruction that is loaded into the TAP instruction register. For
information on loading the instruction register, see TAP
Controller State Diagram. TDI is internally pulled up and can
be unconnected if the TAP is unused in an application. TDI is
connected to the most significant bit (MSB) of any register.
(See TAP Controller Block Diagram).
Test Data-Out (TDO)
The TDO output ball is used to serially clock data out from the
registers. The output is active depending upon the current
state of the TAP state machine. The output changes on the
falling edge of TCK. TDO is connected to the least significant
bit (LSB) of any register. (See TAP Controller State Diagram).
TAP Controller Block Diagram
Performing a TAP Reset
A Reset is performed by forcing TMS HIGH (VDD) for five rising
edges of TCK. This Reset does not affect the operation of the
SRAM and may be performed while the SRAM is operating.
At power up, the TAP is reset internally to ensure that TDO
comes up in a High-Z state.
TAP Registers
Registers are connected between the TDI and TDO balls and
allow data to be scanned into and out of the SRAM test
circuitry. Only one register can be selected at a time through
the instruction register. Data is serially loaded into the TDI ball
on the rising edge of TCK. Data is output on the TDO ball on
the falling edge of TCK.
Instruction Register
Three-bit instructions can be serially loaded into the instruction
register. This register is loaded when it is placed between the
TDI and TDO balls as shown in the TAP Controller Block
Diagram. Upon power up, the instruction register is loaded
with the IDCODE instruction. It is also loaded with the IDCODE
instruction if the controller is placed in a reset state as
described in the previous section.
When the TAP controller is in the Capture-IR state, the two
least significant bits are loaded with a binary ‘01’ pattern to
allow for fault isolation of the board-level serial test data path.
TEST-LOGIC
RESET
RUN-TEST/
IDLE
SELECT
DR-SCAN
SELECT
IR-SCAN
CAPTURE-DR
SHIFT-DR
CAPTURE-IR
SHIFT-IR
EXIT1-DR
PAUSE-DR
EXIT1-IR
PAUSE-IR
EXIT2-DR
UPDATE-DR
EXIT2-IR
UPDATE-IR
1
1
1
0
1
1
0
0
1
1
1
0
0
0
0
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
0
Bypass Register
0
Instruction Register
0
1
2
Identification Register
0
1
2
29
30
31
.
.
.
Boundary Scan Register
0
1
2
.
.
x
.
.
.
Selection
Circuitr
y
Selection
Circuitry
TCK
TMS
TAP CONTROLLER
TDI
TDO
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1382DV25-200AXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1382DV33 CYPRESS-CY7C1382DV33 Datasheet
1Mb / 33P
   18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
CY7C1382DV33-200BZI CYPRESS-CY7C1382DV33-200BZI Datasheet
1Mb / 33P
   18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
More results

Similar Description - CY7C1382DV25-200AXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1380D CYPRESS-CY7C1380D Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380D CYPRESS-CY7C1380D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380CV25 CYPRESS-CY7C1380CV25_04 Datasheet
510Kb / 33P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380CV25 CYPRESS-CY7C1380CV25 Datasheet
519Kb / 33P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1386DV25 CYPRESS-CY7C1386DV25 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1380B CYPRESS-CY7C1380B Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1380C CYPRESS-CY7C1380C Datasheet
788Kb / 36P
   18-Mb (512K x 36/1M x 18) Pipelined SRAM
CY7C1370DV25 CYPRESS-CY7C1370DV25 Datasheet
421Kb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D_06 Datasheet
511Kb / 28P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370DV25 CYPRESS-CY7C1370DV25_06 Datasheet
553Kb / 27P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com