Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1381D-100BZC Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1381D-100BZC
Description  18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1381D-100BZC Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1381D-100BZC Datasheet HTML 3Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 29 page
background image
CY7C1381D, CY7C1381F
CY7C1383D, CY7C1383F
Document #: 38-05544 Rev. *F
Page 7 of 29
Functional Overview
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. Maximum access delay from
the clock rise (tCDV) is 6.5 ns (133 MHz device).
The
CY7C1381D/CY7C1383D/CY7C1381F/CY7C1383F
supports secondary cache in systems utilizing a linear or
interleaved burst sequence. The interleaved burst order
supports Pentium® and i486™ processors. The linear burst
sequence is suited for processors that utilize a linear burst
sequence. The burst order is user selectable, and is
determined by sampling the MODE input. Accesses can be
initiated with the processor address strobe (ADSP) or the
controller address strobe (ADSC). Address advancement
through the burst sequence is controlled by the ADV input. A
two-bit on-chip wraparound burst counter captures the first
address in a burst sequence and automatically increments the
address for the rest of the burst access.
Byte write operations are qualified with the byte write enable
(BWE) and byte write select (BWX) inputs. A global write
enable (GW) overrides all byte write inputs and writes data to
all four bytes. All writes are simplified with on-chip
synchronous self-timed write circuitry.
Three synchronous chip selects (CE1, CE2, CE3 [2]) and an
asynchronous output enable (OE) provide for easy bank
selection and output tri-state control. ADSP is ignored if CE1
is HIGH.
Single Read Accesses
A single read access is initiated when the following conditions
are satisfied at clock rise: (1) CE1, CE2, and CE3 [2] are all
asserted active, and (2) ADSP or ADSC is asserted LOW (if
the access is initiated by ADSC, the write inputs must be
deasserted during this first cycle). The address presented to
the address inputs is latched into the address register and the
burst counter and/or control logic, and later presented to the
memory core. If the OE input is asserted LOW, the requested
data will be available at the data outputs with a maximum to
tCDV after clock rise. ADSP is ignored if CE1 is HIGH.
Single Write Accesses Initiated by ADSP
This access is initiated when the following conditions are
satisfied at clock rise: (1) CE1, CE2, CE3 [2] are all asserted
active, and (2) ADSP is asserted LOW. The addresses
presented are loaded into the address register and the burst
inputs (GW, BWE, and BWX) are ignored during this first clock
cycle. If the write inputs are asserted active (see Truth Table
for Read/Write [4, 9] on page 10 for appropriate states that
indicate a write) on the next clock rise, the appropriate data will
be latched and written into the device. Byte writes are allowed.
All IOs are tri-stated during a byte write. As this is a common
IO device, the asynchronous OE input signal must be
MODE
Input-Static
Selects burst order. When tied to GND selects linear burst sequence. When tied to VDD
or left floating selects interleaved burst sequence. This is a strap pin and must remain static
during device operation. Mode pin has an internal pull up.
VDD
Power Supply
Power supply inputs to the core of the device.
VDDQ
IO Power Supply Power supply for the IO circuitry.
VSS
Ground
Ground for the core of the device.
VSSQ
IO Ground
Ground for the IO circuitry.
TDO
JTAG serial output
Synchronous
Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the
JTAG feature is not being utilized, this pin can be left unconnected. This pin is not available
on TQFP packages.
TDI
JTAG serial input
Synchronous
Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature
is not being utilized, this pin can be left floating or connected to VDD through a pull up
resistor. This pin is not available on TQFP packages.
TMS
JTAG serial input
Synchronous
Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature
is not being utilized, this pin can be disconnected or connected to VDD. This pin is not
available on TQFP packages.
TCK
JTAG-
Clock
Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must
be connected to VSS. This pin is not available on TQFP packages.
NC
No connects. Not internally connected to the die. 36M, 72M, 144M, 288M, 576M, and 1G
are address expansion pins and are not internally connected to the die.
VSS/DNU
Ground/DNU
This pin can be connected to ground or can be left floating.
Pin Definitions (continued)
Name
IO
Description
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1381D-100BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1381D-100BZC CYPRESS-CY7C1381D-100BZC Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
More results

Similar Description - CY7C1381D-100BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1381CV25 CYPRESS-CY7C1381CV25 Datasheet
501Kb / 35P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381D CYPRESS-CY7C1381D Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381DV25 CYPRESS-CY7C1381DV25 Datasheet
1Mb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C CYPRESS-CY7C1383C Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1441AV25 CYPRESS-CY7C1441AV25 Datasheet
529Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1441AV33 CYPRESS-CY7C1441AV33 Datasheet
572Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1371D CYPRESS-CY7C1371D_07 Datasheet
1,011Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371C CYPRESS-CY7C1371C Datasheet
791Kb / 33P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
CY7C1371D CYPRESS-CY7C1371D Datasheet
447Kb / 30P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBLTM Architecture
CY7C1371DV25 CYPRESS-CY7C1371DV25 Datasheet
444Kb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com