Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1394BV18-200BZI Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1394BV18-200BZI
Description  18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1394BV18-200BZI Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1394BV18-200BZI Datasheet HTML 1Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 2Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 3Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 4Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 5Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 6Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 7Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 8Page - Cypress Semiconductor CY7C1394BV18-200BZI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 27 page
background image
18-Mbit DDR-II SIO SRAM 2-Word
Burst Architecture
CY7C1392BV18
CY7C1992BV18
CY7C1393BV18
CY7C1394BV18
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 38-05623 Rev. *C
Revised June 27, 2006
Features
• 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
• 300-MHz clock for high bandwidth
• 2-Word burst for reducing address bus frequency
• Double Data Rate (DDR) interfaces
(data transferred at 600 MHz) @ 300 MHz
• Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
• Two input clocks for output data (C and C) to minimize
clock-skew and flight-time mismatches
• Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
• Synchronous internally self-timed writes
• 1.8V core power supply with HSTL inputs and outputs
• Variable drive HSTL output buffers
• Expanded HSTL output voltage (1.4V - VDD)
• Available in 165-ball FBGA package (13 x 15 x 1.4 mm)
• Offered in lead-free and non lead-free packages
• JTAG 1149.1 compatible test access port
• Delay Lock Loop (DLL) for accurate data placement
Configuration
CY7C1392BV18 – 2M x 8
CY7C1992BV18 – 2M x 9
CY7C1393BV18 – 1M x18
CY7C1394BV18 – 512K x 36
Functional Description
The CY7C1392BV18, CY7C1992BV18, CY7C1393BV18, and
CY7C1394BV18 are 1.8V Synchronous Pipelined SRAMs
equipped with DDR-II SIO (Double Data Rate Separate I/O)
architecture. The DDR-II SIO consists of two separate ports to
access the memory array. The Read port has dedicated Data
outputs and the Write port has dedicated Data inputs to
completely eliminate the need to “turn around’ the data bus
required with common I/O devices. Access to each port is
accomplished using a common address bus. Addresses for
Read and Write are latched on alternate rising edges of the
input (K) clock. Write data is registered on the rising edges of
both K and K. Read data is driven on the rising edges of C and
C if provided, or on the rising edge of K and K if C/C are not
provided. Each address location is associated with two 8-bit
words in the case of CY7C1392BV18, two 9-bit words in the
case of CY7C1992BV18, two 18-bit words in the case of
CY7C1393BV18, and two 36-bit words in the case of
CY7C1394BV18, that burst sequentially into or out of the
device.
Asynchronous inputs include output impedance matching
input (ZQ). Synchronous data outputs are tightly matched to
the two output echo clocks CQ/CQ, eliminating the need for
separately capturing data from each individual DDR-II SIO
SRAM in the system design. Output data clocks (C/C) enable
maximum system clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled
by the K/K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Selection Guide
300 MHz
278 MHz
250 MHz
200 MHz
167 MHz
Unit
Maximum Operating Frequency
300
278
250
200
167
MHz
Maximum Operating Current
600
580
550
500
450
mA
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1394BV18-200BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1394AV18 CYPRESS-CY7C1394AV18 Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394AV18-167BZC CYPRESS-CY7C1394AV18-167BZC Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394AV18-200BZC CYPRESS-CY7C1394AV18-200BZC Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394AV18-250BZC CYPRESS-CY7C1394AV18-250BZC Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394CV18 CYPRESS-CY7C1394CV18 Datasheet
695Kb / 30P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1394BV18-200BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392CV18 CYPRESS-CY7C1392CV18 Datasheet
695Kb / 30P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392AV18 CYPRESS-CY7C1392AV18 Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392KV18 CYPRESS-CY7C1392KV18_12 Datasheet
787Kb / 30P
   18-Mbit DDR II SIO SRAM Two-Word Burst Architecture
CY7C1392KV18 CYPRESS-CY7C1392KV18 Datasheet
854Kb / 31P
   18-Mbit DDR II SIO SRAM Two-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18_07 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522V18 CYPRESS-CY7C1522V18 Datasheet
446Kb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422JV18 CYPRESS-CY7C1422JV18 Datasheet
678Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422AV18 CYPRESS-CY7C1422AV18 Datasheet
466Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com