2 / 28 page
CY7C1422AV18
CY7C1429AV18
CY7C1423AV18
CY7C1424AV18
Document Number: 38-05617 Rev. *C
Page 2 of 28
Logic Block Diagram (CY7C1422AV18)
2M x 8
CLK
A(20:0)
Gen.
K
K
Control
Logic
Address
Register
D[7:0]
Read Data Reg.
LD
Q[7:0]
Control
Logic
Reg.
Reg.
Reg.
8
8
16
Write
8
NWS0
VREF
Data Reg
Write
Data Reg
Memory
Array
2M x 8
Memory
Array
8
8
21
8
C
C
NWS1
R/W
LD
R/W
CQ
CQ
DOFF
Logic Block Diagram (CY7C1429AV18)
2M x 9
CLK
A(20:0)
Gen.
K
K
Control
Logic
Address
Register
D[8:0]
Read Data Reg.
LD
Q[8:0]
Control
Logic
Reg.
Reg.
Reg.
9
9
18
Write
9
BWS0
VREF
Data Reg
Write
Data Reg
Memory
Array
2M x 9
Memory
Array
9
9
21
9
C
C
R/W
LD
R/W
CQ
CQ
DOFF
[+] Feedback
[+] Feedback