Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1461AV33-133BZXC Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CY7C1461AV33-133BZXC
Description  36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1461AV33-133BZXC Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CY7C1461AV33-133BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 13Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 14Page - Cypress Semiconductor CY7C1461AV33-133BZXC Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 31 page
background image
CY7C1461AV33
CY7C1463AV33
CY7C1465AV33
Document #: 38-05356 Rev. *F
Page 11 of 31
Truth Table[2, 3, 4, 5, 6, 7, 8]
Operation
Address
Used
CE1 CE2 CE3
ZZ ADV/LD WE BWX OE CEN CLK
DQ
Deselect Cycle
None
H
X
X
L
L
X
X
X
L
L->H Tri-State
Deselect Cycle
None
X
X
H
L
L
X
X
X
L
L->H Tri-State
Deselect Cycle
None
X
L
X
L
L
X
X
X
L
L->H Tri-State
Continue Deselect Cycle
None
X
X
X
L
H
X
X
X
L
L->H Tri-State
Read Cycle (Begin Burst)
External
L
H
L
L
L
H
X
L
L
L->H Data Out
(Q)
Read Cycle (Continue Burst)
Next
X
X
X
L
H
X
X
L
L
L->H Data Out
(Q)
NOP/Dummy Read
(Begin Burst)
External
L
H
L
L
L
H
X
H
L
L->H Tri-State
Dummy Read (Continue Burst)
Next
X
X
X
L
H
X
X
H
L
L->H Tri-State
Write Cycle (Begin Burst)
External
L
H
L
L
L
L
L
X
L
L->H Data In (D)
Write Cycle (Continue Burst)
Next
X
X
X
L
H
X
L
X
L
L->H Data In (D)
NOP/Write Abort (Begin Burst)
None
L
H
L
L
L
L
H
X
L
L->H Tri-State
Write Abort (Continue Burst)
Next
X
X
X
L
H
X
H
X
L
L->H Tri-State
Ignore Clock Edge (Stall)
Current
X
X
X
L
X
X
X
X
H
L->H
Sleep Mode
None
XXX
H
X
XXXXX
Tri-State
Notes:
2. X = “Don't Care.” H = Logic HIGH, L = Logic LOW. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired byte write
selects are asserted, see truth table for details.
3. Write is defined by BWX, and WE. See truth table for Read/Write.
4. When a write cycle is detected, all IOs are tri-stated, even during byte writes.
5. The DQs and DQPX pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
6. CEN = H, inserts wait states.
7. Device powers up deselected and the IOs in a tri-state condition, regardless of OE.
8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQPX = Tri-state when OE
is inactive or when the device is deselected, and DQs and DQPX = data when OE is active.


Similar Part No. - CY7C1461AV33-133BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1461AV33-133BZXC CYPRESS-CY7C1461AV33-133BZXC Datasheet
511Kb / 29P
   36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV33-133BZXC CYPRESS-CY7C1461AV33-133BZXC Datasheet
859Kb / 32P
   36 Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
More results

Similar Description - CY7C1461AV33-133BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1461AV33 CYPRESS-CY7C1461AV33_08 Datasheet
859Kb / 32P
   36 Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV33 CYPRESS-CY7C1461AV33_06 Datasheet
511Kb / 29P
   36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV25 CYPRESS-CY7C1461AV25 Datasheet
459Kb / 29P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1371D CYPRESS-CY7C1371D_07 Datasheet
1,011Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371DV25 CYPRESS-CY7C1371DV25 Datasheet
444Kb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371C CYPRESS-CY7C1371C Datasheet
791Kb / 33P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33 Datasheet
395Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1460AV25 CYPRESS-CY7C1460AV25_06 Datasheet
511Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1471V33 CYPRESS-CY7C1471V33_07 Datasheet
1Mb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33_06 Datasheet
513Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com