Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1447AV33-133BGI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1447AV33-133BGI
Description  36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1447AV33-133BGI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1447AV33-133BGI Datasheet HTML 3Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 4Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 5Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 6Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 7Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 8Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 9Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 10Page - Cypress Semiconductor CY7C1447AV33-133BGI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 31 page
background image
CY7C1441AV33
CY7C1443AV33
CY7C1447AV33
Document #: 38-05357 Rev. *F
Page 7 of 31
Pin Definitions
Name
I/O
Description
A0, A1, A
Input-
Synchronous
Address Inputs used to select one of the address locations. Sampled at
the rising edge of the CLK if ADSP or ADSC is active LOW, and CE1, CE2,
and CE3 are sampled active. A[1:0] feed the 2-bit counter.
BWA, BWB
BWC, BWD,
BWE, BWF,
BWG, BWH
Input-
Synchronous
Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte
writes to the SRAM. Sampled on the rising edge of CLK.
GW
Input-
Synchronous
Global Write Enable Input, active LOW. When asserted LOW on the rising
edge of CLK, a global write is conducted (ALL bytes are written, regardless
of the values on BWX and BWE).
CLK
Input-
Clock
Clock Input. Used to capture all synchronous inputs to the device. Also used
to increment the burst counter when ADV is asserted LOW, during a burst
operation.
CE1
Input-
Synchronous
Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used
in conjunction with CE2 and CE3 to select/deselect the device. ADSP is
ignored if CE1 is HIGH. CE1 is sampled only when a new external address is
loaded.
CE2
Input-
Synchronous
Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used
in conjunction with CE1 and CE3 to select/deselect the device. CE2 is sampled
only when a new external address is loaded.
CE3
Input-
Synchronous
Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used
in conjunction with CE1 and CE2 to select/deselect the device. CE3 is
assumed active throughout this document for BGA. CE3 is sampled only when
a new external address is loaded.
OE
Input-
Asynchronous
Output Enable, asynchronous input, active LOW. Controls the direction of
the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted
HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during
the first clock of a read cycle when emerging from a deselected state.
ADV
Input-
Synchronous
Advance Input signal, sampled on the rising edge of CLK. When asserted,
it automatically increments the address in a burst cycle.
ADSP
Input-
Synchronous
Address Strobe from Processor, sampled on the rising edge of CLK,
active LOW. When asserted LOW, addresses presented to the device are
captured in the address registers. A[1:0] are also loaded into the burst counter.
When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP
is ignored when CE
1 is deasserted HIGH
ADSC
Input-
Synchronous
Address Strobe from Controller, sampled on the rising edge of CLK,
active LOW. When asserted LOW, addresses presented to the device are
captured in the address registers. A[1:0] are also loaded into the burst counter.
When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE
Input-
Synchronous
Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK.
This signal must be asserted LOW to conduct a byte write.
ZZ
Input-
Asynchronous
ZZ “sleep” Input, active HIGH. When asserted HIGH places the device in a
non-time-critical “sleep” condition with data integrity preserved. For normal
operation, this pin has to be LOW or left floating. ZZ pin has an internal
pull-down.
DQs
I/O-
Synchronous
Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register
that is triggered by the rising edge of CLK. As outputs, they deliver the data
contained in the memory location specified by the addresses presented during
the previous clock rise of the read cycle. The direction of the pins is controlled
by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH,
DQs and DQPX are placed in a tri-state condition.The outputs are automati-
cally tri-stated during the data portion of a write sequence, during the first clock
when emerging from a deselected state, and when the device is deselected,
regardless of the state of OE.
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1447AV33-133BGI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1447AV33 CYPRESS-CY7C1447AV33 Datasheet
1Mb / 34P
   36-Mbit (1 M x 36/2 M x 18/512 k x 72) Flow-Through SRAM
More results

Similar Description - CY7C1447AV33-133BGI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1441AV25 CYPRESS-CY7C1441AV25 Datasheet
529Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1461AV25 CYPRESS-CY7C1461AV25 Datasheet
459Kb / 29P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1481V25 CYPRESS-CY7C1481V25 Datasheet
1Mb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM
CY7C1481V33 CYPRESS-CY7C1481V33_07 Datasheet
1Mb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM
CY7C1381CV25 CYPRESS-CY7C1381CV25 Datasheet
501Kb / 35P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1440AV33 CYPRESS-CY7C1440AV33_06 Datasheet
581Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1381D CYPRESS-CY7C1381D_07 Datasheet
1Mb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381D CYPRESS-CY7C1381D Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381DV25 CYPRESS-CY7C1381DV25 Datasheet
1Mb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1440AV33 CYPRESS-CY7C1440AV33 Datasheet
392Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com