2 / 31 page
CY7C1480V33
CY7C1482V33
CY7C1486V33
Document #: 38-05283 Rev. *G
Page 2 of 31
1
2
Logic Block Diagram – CY7C1480V33 (2M x 36)
ADDRESS
REGISTER
ADV
CLK
BURST
COUNTER
AND
LOGIC
CLR
Q1
Q0
ADSP
ADSC
MODE
BWE
GW
CE1
CE2
CE3
OE
ENABLE
REGISTER
OUTPUT
REGISTERS
SENSE
AMPS
OUTPUT
BUFFERS
E
PIPELINED
ENABLE
INPUT
REGISTERS
A0, A1, A
BWB
BWC
BWD
BWA
MEMORY
ARRAY
DQs
DQPA
DQPB
DQPC
DQPD
SLEEP
CONTROL
ZZ
A[1:0]
2
DQA ,DQPA
BYTE
WRITE REGISTER
DQB ,DQPB
BYTE
WRITE REGISTER
DQC ,DQPC
BYTE
WRITE REGISTER
DQD ,DQPD
BYTE
WRITE REGISTER
DQA ,DQPA
BYTE
WRITE DRIVER
DQB ,DQPB
BYTE
WRITE DRIVER
DQC ,DQPC
BYTE
WRITE DRIVER
DQD ,DQPD
BYTE
WRITE DRIVER
A0, A1, A
ADDRESS
REGISTER
ADV
CLK
BURST
COUNTER AND
LOGIC
CLR
Q1
Q0
ADSC
BWB
BWA
CE1
DQB,DQPB
WRITE REGISTER
DQA,DQPA
WRITE REGISTER
ENABLE
REGISTER
OE
SENSE
AMPS
MEMORY
ARRAY
ADSP
2
MODE
CE2
CE3
GW
BWE
PIPELINED
ENABLE
DQs
DQPA
DQPB
OUTPUT
REGISTERS
INPUT
REGISTERS
E
DQA,DQPA
WRITE DRIVER
OUTPUT
BUFFERS
DQB,DQPB
WRITE DRIVER
A[1:0]
ZZ
SLEEP
CONTROL
Logic Block Diagram – CY7C1482V33 (4M x 18)
[+] Feedback
[+] Feedback