 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
C8051F365-GM2 Datasheet(PDF) 10 Page - Silicon Laboratories |
|
||||||||||||||||||||||||||||||
C8051F365-GM2 Datasheet(HTML) 10 Page - Silicon Laboratories |
|
|
10 / 288 page  C8051F360/1/2/3/4/5/6/7/8/9 10 Rev. 1.0 18. SMBus Figure 18.1. SMBus Block Diagram ...................................................................... 202 Figure 18.2. Typical SMBus Configuration ............................................................ 203 Figure 18.3. SMBus Transaction ........................................................................... 204 Figure 18.4. Typical SMBus SCL Generation ........................................................ 207 Figure 18.5. Typical Master Transmitter Sequence ............................................... 213 Figure 18.6. Typical Master Receiver Sequence ................................................... 214 Figure 18.7. Typical Slave Receiver Sequence ..................................................... 215 Figure 18.8. Typical Slave Transmitter Sequence ................................................. 216 19. UART0 Figure 19.1. UART0 Block Diagram ...................................................................... 220 Figure 19.2. UART0 Baud Rate Logic ................................................................... 221 Figure 19.3. UART Interconnect Diagram ............................................................. 222 Figure 19.4. 8-Bit UART Timing Diagram .............................................................. 222 Figure 19.5. 9-Bit UART Timing Diagram .............................................................. 223 Figure 19.6. UART Multi-Processor Mode Interconnect Diagram ......................... 224 20. Enhanced Serial Peripheral Interface (SPI0) Figure 20.1. SPI Block Diagram ............................................................................ 234 Figure 20.2. Multiple-Master Mode Connection Diagram ...................................... 237 Figure 20.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram ......................................................................... 237 Figure 20.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram ......................................................................... 237 Figure 20.5. Master Mode Data/Clock Timing ....................................................... 239 Figure 20.6. Slave Mode Data/Clock Timing (CKPHA = 0) ................................... 240 Figure 20.7. Slave Mode Data/Clock Timing (CKPHA = 1) ................................... 240 Figure 20.8. SPI Master Timing (CKPHA = 0) ....................................................... 244 Figure 20.9. SPI Master Timing (CKPHA = 1) ....................................................... 244 Figure 20.10. SPI Slave Timing (CKPHA = 0) ....................................................... 245 Figure 20.11. SPI Slave Timing (CKPHA = 1) ....................................................... 245 21. Timers Figure 21.1. T0 Mode 0 Block Diagram ................................................................. 249 Figure 21.2. T0 Mode 2 Block Diagram ................................................................. 250 Figure 21.3. T0 Mode 3 Block Diagram ................................................................. 251 Figure 21.4. Timer 2 16-Bit Mode Block Diagram ................................................. 256 Figure 21.5. Timer 2 8-Bit Mode Block Diagram ................................................... 257 Figure 21.6. Timer 3 16-Bit Mode Block Diagram ................................................. 260 Figure 21.7. Timer 3 8-Bit Mode Block Diagram ................................................... 261 22. Programmable Counter Array Figure 22.1. PCA Block Diagram ........................................................................... 264 Figure 22.2. PCA Counter/Timer Block Diagram ................................................... 265 Figure 22.3. PCA Interrupt Block Diagram ............................................................ 266 Figure 22.4. PCA Capture Mode Diagram ............................................................. 267 Figure 22.5. PCA Software Timer Mode Diagram ................................................. 268 Figure 22.6. PCA High Speed Output Mode Diagram ........................................... 269 |
Similar Part No. - C8051F365-GM2 |
|
Similar Description - C8051F365-GM2 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
