Electronic Components Datasheet Search |
|
G696L293T1UF Datasheet(PDF) 8 Page - Global Mixed-mode Technology Inc |
|
G696L293T1UF Datasheet(HTML) 8 Page - Global Mixed-mode Technology Inc |
8 / 11 page Ver: 1.8 May 10, 2006 TEL: 886-3-5788833 http://www.gmt.com.tw 8 G696/G697 Global Mixed-mode Technology Inc. Pin Description PIN NAME FUNCTION RESET (G696L/G697L) RESET Output remains low while VCC is below the reset threshold, and for delay time set by CD after VCC rises above the reset threshold. 1 RESET (G696H) RESET Output remains high while VCC is below the reset threshold, and for delay time set by CD after VCC rises above the reset threshold. 2 VCC Supply Voltage (+5V, +3.3V, +3.0V) 3 GND Ground 4 NC No Connection. 5 CD External Programmable time delay is set by the capacitor connect to CD pin. Detailed Description A microprocessor’s (µP’s) reset input starts the µP in a known state. The G697L/G696L/G696H assert reset to prevent code-execution errors during power-up, power-down, or brownout conditions. They assert a reset signal whenever the VCC supply voltage declines below a preset threshold (VTH-), keeping it asserted for time delay set by capacitor connected to CD pin, after VCC has risen above the high reset threshold VTH+ (VTH-+VHYS). The G697L uses an open-drain output, and the G696L/G696H have a push-pull output stage. Connect a pull-up resistor on the G697L’s RESET out- put to any supply between 0 and 5.5V. The time delay is set by external capacitor CD, and internal pull up current ICD. When the voltage at CD pin exceeds the buffer threshold, typically 1.25V, the RESET output high (RESET output low). The volt- age detector and buffer have built-in hysterisis to prevent erratic reset operation. The formula of time delay is T (ms) ≅ 1685 C D (µF). Fig1 and Fig2 show a timing deagram and a Functional Block. Figure3. RESET Valid to VCC = Ground Circuit Ensuring a Valid Reset Output Down to VCC = 0 When VCC falls below 0.8V, the G696 RESET output no longer sinks current-it becomes an open circuit. Therefore, high-impedance CMOS logic inputs con- nected to RESET can drift to undetermined voltages. This presents no problem in most applications since most µP and other circuitry is inoperative with VCC below 0.8V. However, in applications where RESET must be valid down to 0V, adding a pull-down resistor to RESET causes any stray leakage currents to flow to ground, holding RESET low (Figure 4). R1’s value is not critical; 100k Ω is large enough not to load RESET and small enough to pull RESET to ground. A 100k Ω pull-up resistor to V CC is also recommended for the G697L if RESET is required to remain valid for VCC < 0.8V. Figure 4. Interfacing to µPs with Bidirectional Re- set I/O Figure 5. G697L Open-Drain RESET Output Allows Use with Multiple Supplies VCC RESET GND G696 R1 100k VCC RESET GND G696 R1 100k RESET INPUT GND 5V SYSTEM RESET GND G697 RPULL-UP +3.3V +5.0 RESET INPUT GND 5V SYSTEM VCC RPULL-UP +3.3V +5.0V VCC RESET INPUT GND 5V SYSTEM RESET GND G697 RPULL-UP +3.3V +5.0 RESET INPUT GND 5V SYSTEM VCC RPULL-UP +3.3V +5.0V VCC RESET INPUT GND 5V SYSTEM RESET GND G697 RPULL-UP +3.3V +5.0 RESET INPUT GND 5V SYSTEM VCC RPULL-UP +3.3V +5.0V VCC RESET INPUT GND µP RESET GND G697 V CC MOTOROLA 68HCXX RPULL-UP VCC VCC RESET INPUT GND µP RESET GND G697 V CC MOTOROLA 68HCXX RPULL-UP VCC VCC |
Similar Part No. - G696L293T1UF |
|
Similar Description - G696L293T1UF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |